CY7C1565KV18-550BZXC
Active and preferred
RoHS Compliant

CY7C1565KV18-550BZXC

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1565KV18-550BZXC
CY7C1565KV18-550BZXC
Data Sheet

Product details

  • Density
    72 MBit
  • Family
    QDR-II+
  • Frequency
    550 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    0 °C to 70 °C
  • Operating Voltage range
    1.7 V to 1.9 V
  • Organization (X x Y)
    2M x 36
  • Peak Reflow Temp
    260 °C
  • Qualification
    Commercial
Recommended
OPN
CY7C1565KV18-550BZXC
Product Status active and preferred
Infineon Package
PG-BGA-165
Package Name FBGA-165 (51-85180)
Packing Size 272
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-165
Package Name FBGA-165 (51-85180)
Packing Size 272
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The CY7C1565KV18-550BZXC is a 72-Mbit (2M × 36) QDR II+ synchronous pipelined SRAM with separate read and write ports and a four-word burst architecture (2.5-cycle read latency). It supports a 550 MHz clock with DDR interfaces on both ports for data transfers up to 1100 MHz. It runs from 1.7 V to 1.9 V VDD with 1.4 V to VDD VDDQ and is supplied in a 165-ball (13 × 15 × 1.4 mm) FBGA Pb-free package.

Features

  • QDR II+ four-word burst
  • Separate read/write data ports
  • DDR I/O on read and write ports
  • 2.5-cycle read latency (DOFF=H)
  • 1-cycle read latency (DOFF=L)
  • 550 MHz maximum clock
  • Data valid 0.45 ns from clock edge
  • Echo clocks CQ/CQ for capture
  • QVLD asserts 0.5 cycle before data
  • Programmable output impedance (RQ)
  • On-chip PLL operates down to 120 MHz
  • IEEE 1149.1 JTAG boundary scan

Benefits

  • No bus turnaround, less contention
  • DDR at 550 MHz boosts bandwidth
  • 4-word burst cuts addr bus rate
  • Selectable latency eases timing
  • 1-cycle mode reduces read delay
  • 0.45 ns valid supports tight timing
  • CQ/CQ simplifies data capture
  • QVLD eases strobe and timing align
  • RQ matching improves signal integrity
  • PLL improves data placement accuracy
  • Depth expansion without wait states
  • JTAG speeds board test and debug

Applications

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }