CY7C1460KV33-250AXI
Active and preferred
RoHS Compliant
Lead-free

CY7C1460KV33-250AXI

Datasheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1460KV33-250AXI
CY7C1460KV33-250AXI
ea.
Datasheet


Product details

  • Architecture
    NoBL, Pipeline
  • Bank Switching
    N
  • Data Width
    x 36
  • Density
    36 MBit
  • ECC
    N
  • Family
    NoBL
  • Frequency
    250 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Ni/Pd/Au
  • On-Die Termination
    N
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    3.14 V to 3.63 V
  • Organization (X x Y)
    1Mb x 36
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2031
  • Qualification
    Industrial
  • Read Latency (Cycles)
    1

Recommended
OPN
CY7C1460KV33-250AXI
Product Status active and preferred
Infineon Package
PG-TQFP-100
Package Name TQFP-100 (51-85050)
Packing Size 144
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Country of Assembly (CoA)
PH
Country of Diffusion (CoD)
TW
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TQFP-100
Package Name TQFP-100 (51-85050)
Packing Size 144
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
Country of Assembly (CoA)
PH
Country of Diffusion (CoD)
TW
ea.
in stock
CY7C1460KV33-250AXI is a 36-Mbit (1M × 36) synchronous pipelined burst SRAM with NoBL architecture and on-chip registers. It supports 250 MHz bus operation with zero wait states and 2.5 ns max clock-to-output (tCO). Byte-write enables, linear or interleaved 4-beat burst, and IEEE 1149.1 JTAG boundary scan are included. Runs from 3.3 V VDD with 3.3 V/2.5 V I/O; ZZ sleep mode retains data.

Features

  • 36-Mbit sync pipelined SRAM
  • NoBL logic, zero wait-state bursts
  • Supports 250-MHz bus operation
  • Clock-to-output tCO max 2.5 ns
  • Fully registered I/O on rising clock
  • On-chip burst counter, up to 4 beats
  • Linear or interleaved burst sequence
  • Byte write with BW[x] byte selects
  • Self-timed synchronous write
  • CEN clock enable suspends operation
  • ZZ sleep mode with data retention
  • IEEE 1149.1 JTAG boundary scan

Benefits

  • Zero wait states boost throughput
  • 250 MHz supports fast datapaths
  • 2.5 ns tCO reduces read latency
  • Registered I/O eases timing closure
  • 4-beat bursts cut address toggling
  • Burst mode fits cacheline transfers
  • Byte writes simplify RMW updates
  • Self-timed writes simplify control
  • CEN enables quick pause/resume
  • ZZ sleep lowers standby power
  • Data retained in sleep protects data
  • JTAG scan speeds board test

Applications

Documents

Design resources

Partner solutions

Developer community