CY62146G30-45BVXI
Active and preferred
RoHS Compliant
Lead-free

CY62146G30-45BVXI

Datasheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62146G30-45BVXI
CY62146G30-45BVXI
Datasheet


Product details

  • Density
    4 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    256K x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial

Recommended
OPN
CY62146G30-45BVXI
Product Status active and preferred
Infineon Package
PG-VFBGA-48
Package Name VFBGA-48 (51-85150)
Packing Size 4800
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Est. Longevity Date 2033
Launch Date 03/2022
Country of Assembly (CoA)
TH
Country of Diffusion (CoD)
TW
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-VFBGA-48
Package Name VFBGA-48 (51-85150)
Packing Size 4800
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
Est. Longevity Date 2033
Launch Date 03/2022
Country of Assembly (CoA)
TH
Country of Diffusion (CoD)
TW
CY62146G30-45BVXI is a 4-Mbit (256K × 16) CMOS SRAM with embedded ECC for single-bit error correction. This 45 ns, 2.2 V–3.6 V industrial-grade device supports single chip enable in a 48-ball VFBGA (6 × 8 × 1 mm). It provides byte write control (BHE/BLE), tri-state I/O, and ultra-low standby down to 3.5 µA typ (8.7 µA max). VCC operating current is 20 mA max at 22.22 MHz (IOUT = 0 mA).

Features

  • 4-Mbit SRAM (256K × 16)
  • Embedded ECC single-bit correct
  • 45 ns or 55 ns read cycle
  • OE access 22 ns (45 ns grade)
  • 16-bit I/O with byte enables
  • Address bus A0-A17 (18 bits)
  • Single or dual chip enable inputs
  • Auto power-down standby 3.5 µA typ
  • Standby current 8.7 µA max
  • 1.0-V data retention mode
  • TTL-compatible I/O levels
  • Outputs go HI-Z when deselected

Benefits

  • Fits 16-bit memory maps easily
  • ECC corrects bit errors on read
  • 45 ns supports fast CPU access
  • 22 ns OE enables low read latency
  • Byte writes reduce bus bandwidth
  • 18-bit address simplifies decode
  • Flexible CE options ease design-in
  • µA standby extends battery life
  • Low max standby eases power budget
  • Retention saves data in deep sleep
  • TTL I/O eases logic interfacing
  • HI-Z outputs simplify bus sharing
Documents

Design resources

Partner solutions

Developer community