Active and preferred
RoHS Compliant
Lead-free

S79FL256SDSMFBG00

Data Sheet
package
software

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S79FL256SDSMFBG00
S79FL256SDSMFBG00
Data Sheet

Product details

  • Density
    256 MBit
  • Family
    FL-S
  • Interface Bandwidth
    80 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / 80
  • Interfaces
    Dual-Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature range
    -40 °C to 105 °C
  • Operating Voltage range
    2.7 V to 3.6 V
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    See roadmap
  • Qualification
    Automotive
Recommended
OPN
S79FL256SDSMFBG00
Product Status active and preferred
Infineon Package
PG-DSO-16
Package Name SOIC-16 (002-15547)
Packing Size 2400
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-DSO-16
Package Name SOIC-16 (002-15547)
Packing Size 2400
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S79FL256SDSMFBG00 is a 256 Mb (32 MB) dual-quad SPI NOR flash memory using 65 nm MIRRORBIT™ technology and Eclipse architecture for fast programming up to 3 MB/s and erase up to 1 MB/s. It supports single and dual-quad SPI, DDR read commands, operates at 2.7 V to 3.6 V, and withstands –40°C to +85°C.

Features

  • SPI interface with Dual-Quad support
  • 104 MHz Quad Read, 80 MHz Quad DDR Read
  • 24- or 32-bit addressing options
  • 3 MBps programming speed
  • Hardware ECC with single bit correction
  • Hybrid and uniform sector erase options
  • 100,000 program-erase cycles per sector
  • 20 year data retention
  • 2048-byte OTP security region
  • Flexible block and sector protection
  • Hardware Reset input (RESET#)
  • Core supply voltage: 2.7 V to 3.6 V

Benefits

  • High-speed reads enable fast data access
  • Flexible addressing supports large designs
  • Fast programming boosts throughput
  • ECC improves data reliability
  • Hybrid/uniform erase fits varied needs
  • High endurance for long device life
  • Long retention secures critical data
  • OTP region enhances system security
  • Sector/block protection prevents data loss
  • Hardware reset ensures safe recovery
  • Wide supply range eases system design
  • Dual-Quad SPI maximizes interface speed

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }