Active and preferred
RoHS Compliant
Lead-free

S25HS512TFANHI013

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25HS512TFANHI013
S25HS512TFANHI013
Data Sheet

Product details

  • Density
    512 MBit
  • Family
    HS-T
  • Interface Bandwidth
    102 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    166 / 102
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    -40 °C to 85 °C
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2037
  • Publish in NPSG
    N
  • Publish in PSG
    N
  • Qualification
    Industrial
Recommended
OPN
S25HS512TFANHI013
Product Status active and preferred
Infineon Package
PG-WSON-8
Package Name DFN-8 (002-15552)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-WSON-8
Package Name DFN-8 (002-15552)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25HS512TFANHI013 is a 512 Mb SEMPER™ NOR Flash memory using Infineon's 45-nm MIRRORBIT™ technology. It supports Quad SPI, Dual SPI, and standard SPI interfaces with clock rates up to 166 MHz and read speeds up to 83 MBps. Built-in ECC corrects single-bit errors and detects double-bit errors. Operating from 1.7 V to 2.0 V, it is qualified for industrial and automotive use across -40°C to +125°C.

Features

  • 45-nm MIRRORBIT™ stores 2 bits/cell
  • Uniform and hybrid sector architectures
  • 256/512-byte page programming buffer
  • 1024-byte OTP secure silicon array
  • Quad SPI up to 102 MBps (DDR, 102 MHz)
  • Dual SPI up to 41.5 MBps (SDR, 166 MHz)
  • SPI up to 21 MBps (SDR, 166 MHz)
  • Functional safety: ISO26262 ASIL B compliant
  • Endurance Flex: high-endurance/retention
  • Data integrity CRC and built-in ECC (SECDED)
  • SafeBoot for init failure/config corruption
  • Legacy and advanced sector protection

Benefits

  • High density, reliable storage in small
  • Flexible sectoring for varied application
  • Fast programming for efficient data handling
  • Secure OTP for device authentication
  • High-speed Quad/Dual SPI for rapid data
  • Industry-leading functional safety for
  • Partitioning optimizes endurance
  • Robust data integrity with CRC and ECC
  • SafeBoot ensures system recovery and uptime
  • Advanced protection prevents unauthorized
  • Instant boot accelerates system startup
  • Hardware reset enables reliable system

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }