Active and preferred
RoHS Compliant
Lead-free

S25FL128SDPMFIG13

Data Sheet
package
software

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL128SDPMFIG13
S25FL128SDPMFIG13
Data Sheet

Product details

  • Density
    128 MBit
  • Family
    FL-S
  • Interface Bandwidth
    66 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / 66
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    -40 °C to 85 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Industrial
Recommended
OPN
S25FL128SDPMFIG13
Product Status active and preferred
Infineon Package
PG-DSO-16
Package Name SOIC-16 (002-15547)
Packing Size 1450
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-DSO-16
Package Name SOIC-16 (002-15547)
Packing Size 1450
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25FL128SDPMFIG13 is a 128 Mb (16 MB) SPI NOR flash memory using 65-nm MIRRORBIT™ technology and Eclipse architecture for fast program and erase. It supports single, dual, quad, and DDR SPI Multi-I/O with up to 80 MBps read speed and 256-byte program buffer.

Features

  • MIRRORBIT™ technology stores 2 bits per cell
  • Eclipse architecture for fast program/erase
  • SPI Multi-I/O: x1, x2, x4 data width support
  • DDR read commands for higher throughput
  • 256B/512B page programming buffer
  • Hybrid and uniform sector erase options
  • 100,000 program-erase cycles minimum
  • 20-year data retention minimum
  • 1024-byte One-Time Programmable (OTP) area
  • Advanced sector protection (ASP)
  • Core voltage: 2.7 V to 3.6 V, I/O: 1.65 V to
  • Operating temp: –40°C to +125°C

Benefits

  • High density, low-cost storage solution
  • Fast read/write boosts system performance
  • Flexible interface fits many host controllers
  • DDR/QIO enables high-speed data access
  • Large buffer improves programming efficiency
  • Multiple erase options ease migration
  • Reliable for frequent updates and code
  • Long retention ensures data integrity
  • OTP secures device identity and config
  • Sector protection prevents unwanted changes
  • Wide voltage range supports diverse systems
  • Broad temp range fits harsh environments

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }