Please note that this is an end of life product. See newer alternative product version Please note that this is an end of life product. See newer alternative product version
View replacement
END OF LIFE
discontinued
RoHS Compliant
Lead-free

S25FL064LABNFI041

END OF LIFE
Data Sheet
package
software
View replacement

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL064LABNFI041
S25FL064LABNFI041
View replacement
Data Sheet

Product details

  • Density
    64 MBit
  • Family
    FL-L
  • Interface Bandwidth
    54 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    108 / 54
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    -40 °C to 85 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2030
  • Qualification
    Industrial
OPN
S25FL064LABNFI041
Product Status discontinued
Infineon Package
PG-USON-8
Package Name DFN-8 (002-16243)
Packing Size 615
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
View replacement

Product Status discontinued
Infineon Package
PG-USON-8
Package Name DFN-8 (002-16243)
Packing Size 615
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25FL064LABNFI041 is a 64 Mb SPI multi-I/O NOR flash memory using 65-nm floating gate technology and a 3.0 V supply. It supports single, dual, and quad I/O, QPI, and DDR read modes up to 108 MHz SDR and 54 MHz DDR. Features include extended addressing, page programming, uniform sector/block/chip erase, and four 256-byte security regions. With 100,000 program-erase cycles, it is ideal for automotive, industrial, and embedded systems requiring reliable storage.

Features

  • SPI interface with single, dual, quad I/O
  • Supports clock modes 0 and 3
  • Double data rate (DDR), quad peripheral
  • 256-byte page programming buffer
  • Uniform 4 KB, 32 KB, 64 KB, and chip erase
  • 100,000 program-erase cycles minimum
  • 20 year data retention minimum
  • 2.7 V to 3.6 V supply voltage
  • Industrial temperature range: –40°C to +85°C
  • Input signal overshoot tolerance ±1.0 V
  • Power-down and deep power down modes
  • JEDEC JESD216B SFDP compliant

Benefits

  • Multi-I/O enables flexible host connections
  • DDR and QPI boost read/write throughput
  • Large page buffer speeds up programming
  • Multiple erase sizes simplify memory
  • High endurance for frequent program/erase
  • Long retention ensures reliable data storage
  • Wide supply range supports varied designs
  • Industrial temp range for harsh environments
  • Overshoot tolerance improves signal
  • Low-power modes extend battery life
  • SFDP compliance eases configuration
  • Standard SPI modes ensure compatibility

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }