not for new design
RoHS Compliant
Lead-free

IDDD20G65C6

650 V Silicon Carbide Schottky diode 20 A in D-DPAK package
Data Sheet
package
board

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

IDDD20G65C6
IDDD20G65C6
Data Sheet

Product details

  • I(FSM) max
    99 A
  • IF max
    20 A
  • IR
    2 µA
  • Package
    D-DPAK
  • Ptot max
    169 W
  • QC
    26.8 nC
  • Qualification
    Industrial
  • RthJC
    0.5 K/W
  • VF
    1.25 V
OPN
IDDD20G65C6XTMA1
Product Status not for new design
Infineon Package
PG-HDSOP-10
Package Name D-DPAK
Packing Size 1700
Packing Type TAPE & REEL
Moisture Level 1
Moisture Packing NON DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status not for new design
Infineon Package
PG-HDSOP-10
Package Name D-DPAK
Packing Size 1700
Packing Type TAPE & REEL
Moisture Level 1
Moisture Packing NON DRY
Lead Free
Halogen Free
RoHS Compliant
Infineon Technologies introduces Double DPAK (DDPAK), the first top-side cooled surface mount device (SMD) package addressing high power SMPS applications such as PC power, solar, server and telecom. The benefits of the already existing high voltage technology CoolSiC™ Schottky diode 650V G6 is combined with the innovative concept of top-side cooling, providing a system solution for high current hard switching topologies such as PFC and a high-end efficiency solution for LLC topologies.

Features

  • Offers best-in-class VF and FOM Qc x VF
  • Improved dv/dt ruggedness
  • Easy and effective match with CoolMOS™ 7 SJ MOSFET families
  • Thermal decoupling of board and semiconductor allows to overcome thermal PCB limits
  • Reduced parasitic source inductance improves e iciency and ease-of-use
  • Enables higher power density solutions
  • Exceeding the highest quality standards

Benefits

  • Enabling highest energy efficiency
  • Thermal decoupling of board and semiconductor allows to overcome thermal PCB limits
  • Reduced parasitic source inductance improves e iciency and ease-of-use
  • Enables higher power density solutions
  • Exceeding the highest quality standards

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }