CY7C1470BV25-250AXI
Active and preferred
RoHS Compliant
Lead-free

CY7C1470BV25-250AXI

package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1470BV25-250AXI
CY7C1470BV25-250AXI

Product details

  • Architecture
    NoBL, Pipeline
  • Bank Switching
    N
  • Data Width
    x 36
  • Density
    72 MBit
  • ECC
    N
  • Family
    NoBL
  • Frequency
    250 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • On-Die Termination
    N
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.38 V to 2.63 V
  • Organization (X x Y)
    2Mb x 36
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
  • Read Latency (Cycles)
    1
Recommended
OPN
CY7C1470BV25-250AXI
Product Status active and preferred
Infineon Package
PG-TQFP-100
Package Name TQFP-100 (51-85050)
Packing Size 144
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TQFP-100
Package Name TQFP-100 (51-85050)
Packing Size 144
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The CY7C1470BV25-250AXI is a 72-Mbit synchronous pipelined burst SRAM (2M × 36) using NoBL™ logic to support true back-to-back reads/writes with zero wait states. It runs from a single 2.5 V supply with 2.5 V VDDQ I/O, supports 250 MHz operation, and delivers up to 3.0 ns clock-to-output. Byte write and a ZZ sleep mode are included, and an on-chip burst counter enables up to four-word linear or interleaved bursts.

Features

  • 72-Mbit sync pipelined burst SRAM
  • 2.375–2.625 V core supply (VDD)
  • 2.5 V I/O supply (VDDQ)
  • 250 MHz bus ops, zero wait states
  • tCO max 3.0 ns (250 MHz)
  • Fully registered inputs and outputs
  • Unlimited back-to-back read/write
  • On-chip burst counter, up to 4
  • Linear or interleaved burst order
  • Byte Write via BWx byte selects
  • CEN suspends operation (stall)
  • ZZ sleep mode with data integrity

Benefits

  • No wait states boosts throughput
  • 250 MHz supports fast datapaths
  • Pipelined I/O eases timing closure
  • 3.0 ns tCO reduces read latency
  • Back-to-back ops maximize bus use
  • Burst up to 4 cuts addr overhead
  • Burst order adapts to host logic
  • Byte Write avoids read-modify-write
  • CEN stalling enables clock gating
  • ZZ sleep preserves data at standby
  • Tri-state control avoids contention
  • 2.5 V supplies simplify integration

Applications

Documents

Design resources

Partner solutions

Developer community