CY62128ELL-45ZXI
Active and preferred
RoHS Compliant
Lead-free

CY62128ELL-45ZXI

Datasheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62128ELL-45ZXI
CY62128ELL-45ZXI
Datasheet


Product details

  • Density
    1 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Ni/Pd/Au
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) max
    5.5 V
  • Operating Voltage range
    4.5 V to 5.5 V
  • Organization (X x Y)
    128K x 8
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
  • Speed
    45 ns

Recommended
OPN
CY62128ELL-45ZXI
Product Status active and preferred
Infineon Package
PG-TSOP-32
Package Name TSOP-I-32 (51-85056)
Packing Size 1560
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Country of Assembly (CoA)
PH
Country of Diffusion (CoD)
US
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TSOP-32
Package Name TSOP-I-32 (51-85056)
Packing Size 1560
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
Country of Assembly (CoA)
PH
Country of Diffusion (CoD)
US
CY62128ELL-45ZXI is a 1-Mbit (128 K × 8) CMOS static RAM with 45 ns access time for 5 V systems (4.5 V to 5.5 V). It supports easy memory expansion using CE1, CE2, and OE, and enters automatic power-down when deselected. Over the industrial range (–40°C to +85°C), it specifies 1 µA typical standby (4 µA max) and 1.3 mA typical active current at 1 MHz. It is offered in a 32-pin TSOP Type I (Pb-free) package.

Features

  • 128K × 8 SRAM organization
  • 45 ns read cycle time (tRC)
  • 4.5 V to 5.5 V VCC operation
  • 1.3 mA typ ICC at 1 MHz
  • 1 µA typ standby current
  • Auto CE power-down (ISB2)
  • CE1/CE2 and OE chip controls
  • High-Z outputs when deselected
  • TTL-compatible input levels
  • VIH 2.2 V, VIL 0.8 V thresholds
  • 10 pF max input capacitance
  • tDOE 22 ns OE to data valid

Benefits

  • Fast 45 ns cycles cut latency
  • 5 V supply fits legacy designs
  • 1.3 mA typ lowers active power
  • 1 µA standby extends battery life
  • Auto power-down saves idle energy
  • CE1/CE2 simplify memory expansion
  • High-Z outputs ease bus sharing
  • TTL levels ease MCU/CPU interface
  • Defined thresholds reduce errors
  • Low capacitance eases timing margins
  • 22 ns OE read improves response
  • Lower standby cuts thermal load
Documents

Design resources

Partner solutions

Developer community