S27KL0643DPBHB020
Active and preferred
RoHS Compliant
Lead-free

S27KL0643DPBHB020

Datasheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S27KL0643DPBHB020
S27KL0643DPBHB020
Datasheet


Product details

  • Density
    64 MBit
  • Family
    KL-3
  • Initial Access Time
    36 ns
  • Interface Bandwidth
    333 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 166
  • Interfaces
    xSPI (Octal)
  • Lead Ball Finish
    N/A
  • Operating Temperature range
    -40 °C to 105 °C
  • Operating Voltage range
    2.7 V to 3.6 V
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    See roadmap
  • Qualification
    Automotive
  • Technology
    HYPERRAM

Recommended
OPN
S27KL0643DPBHB020
Product Status active and preferred
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 3380
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 3380
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S27KL0643DPBHB020 is a 64 Mb HYPERRAM™ self-refresh DRAM (PSRAM) with an octal xSPI interface and 8-bit DQ plus RWDS and RESET#. It supports 3.0 V supply (2.7 V to 3.6 V), DDR transfers up to 200 MHz clock for 400 MBps throughput, and 35 ns max access time. Automotive AEC-Q100 Grade 2 (-40°C to +105°C) and 24-ball FBGA package options support high-bandwidth embedded memory buffers.

Features

  • Octal xSPI with CS# and RWDS
  • 8-bit DQ data bus
  • 1.8 V and 3.0 V interface
  • 200 MHz maximum clock rate
  • DDR transfers on both edges
  • Up to 400 MBps data throughput
  • Burst modes: linear and wrapped
  • Wrap bursts: 16/32/64/128 B
  • Hybrid burst: wrap then linear
  • Configurable output drive strength
  • Hybrid Sleep retains memory data
  • Deep power down stops refresh

Benefits

  • Octal xSPI reduces routing effort
  • RWDS strobe simplifies DDR design
  • Dual-voltage I/O fits more MCUs
  • 200 MHz supports fast memory access
  • DDR boosts bandwidth per clock
  • 400 MBps enables high-speed buffers
  • Burst modes tune system efficiency
  • Wrapped bursts reduce bus overhead
  • Hybrid burst aids mixed access
  • Drive strength tuning improves SI
  • Hybrid Sleep saves power, keeps data
  • DPD cuts current in idle states

Applications

Documents

Design resources

Partner solutions

Developer community