Active and preferred
RoHS Compliant

S25FL128SAGBHI313

Data Sheet
package
software

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL128SAGBHI313
S25FL128SAGBHI313
Data Sheet

Product details

  • Density
    128 MBit
  • Family
    FL-S
  • Interface Bandwidth
    52 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / -
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature
    -40 °C to 85 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Industrial
Recommended
OPN
S25FL128SAGBHI313
Product Status active and preferred
Infineon Package
PG-TFBGA-24
Package Name FBGA-24 (002-15535)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free No
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TFBGA-24
Package Name FBGA-24 (002-15535)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25FL128SAGBHI313 is a 128 Mb SPI Multi-I/O NOR flash memory using 65-nm MIRRORBIT™ technology and Eclipse architecture, supporting single, dual, and quad I/O plus DDR read commands for high-speed operation. It operates from 2.7 V to 3.6 V core and 1.65 V to 3.6 V I/O supply, with AEC-Q100 Grade 1 (-40°C to +125°C) qualification. Maximum read speeds reach 52 MBps (Quad SDR) and 80 MBps (Quad DDR).

Features

  • MIRRORBIT™ technology stores 2 bits per cell
  • Eclipse architecture for fast program/erase
  • SPI Multi-I/O: x1, x2, x4 data width support
  • SDR and DDR read modes up to 80 MBps
  • Page programming buffer: 256B/512B options
  • Hybrid and uniform sector erase options
  • 100,000 program-erase cycles minimum
  • 20-year data retention minimum
  • 1024-byte One-Time Programmable (OTP) area
  • Advanced sector and block protection features
  • Core voltage: 2.7 V to 3.6 V, I/O: 1.65 V to
  • Operating temp: –40°C to +125°C

Benefits

  • High density, reliable code and data storage
  • Fast erase/program boosts system performance
  • Flexible I/O supports wide host compatibility
  • High-speed read enables XIP applications
  • Efficient page buffer speeds up programming
  • Multiple erase options ease legacy migration
  • Long endurance reduces maintenance needs
  • Data retention ensures long-term reliability
  • OTP region enhances system security
  • Robust protection prevents data corruption
  • Wide voltage range fits diverse systems
  • Broad temp range suits harsh environments

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }