Active and preferred
RoHS Compliant
Lead-free

S25FL127SABBHI700

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL127SABBHI700
S25FL127SABBHI700
Data Sheet

Product details

  • Density
    128 MBit
  • Family
    FL-S
  • Interface Bandwidth
    54 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    108 / -
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.7 V to 3.6 V
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
Recommended
OPN
S25FL127SABBHI700XQLA1
Product Status active and preferred
Infineon Package
PG-TFBGA-24
Package Name FBGA-24 (002-15534)
Packing Size 3380
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TFBGA-24
Package Name FBGA-24 (002-15534)
Packing Size 3380
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25FL127SABBHI700 is a 128 Mb (16 MB) non-volatile flash memory using 65-nm MIRRORBIT™ technology with Eclipse architecture for fast program and erase. It supports SPI Multi-I/O (single, dual, quad) interfaces, offering up to 54 MBps read and 800 KBps page programming. Operating from 2.7 V to 3.6 V across –40°C to +125°C, it suits code shadowing, XIP, and embedded data storage. Endurance is 100,000 cycles per sector, with minimum 20-year retention.

Features

  • CMOS 3.0 V core
  • SPI with multi-I/O
  • 24- or 32-bit address options
  • Normal, Fast, Dual, Quad READ
  • AutoBoot for automatic read on power-up
  • 256- or 512-byte page programming buffer
  • Hardware ECC with single bit error correction
  • Hybrid and uniform sector erase options
  • 100,000 program-erase cycles per sector
  • 20 year data retention (10K cycles)
  • One-time programmable (OTP) 1024 bytes
  • Block and advanced sector protection

Benefits

  • Multi-I/O SPI enables flexible system design
  • 32-bit addressing supports large memory maps
  • Quad READ boosts data throughput
  • AutoBoot simplifies system startup
  • Large page buffer accelerates programming
  • ECC ensures data reliability
  • Flexible erase options fit various
  • High endurance for frequent updates
  • Long retention secures critical data
  • OTP enables secure configuration
  • Sector protection prevents accidental writes
  • Wide supply and temp range for robust use

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }