CY7C1565KV18-400BZI
Active and preferred

CY7C1565KV18-400BZI

package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1565KV18-400BZI
CY7C1565KV18-400BZI
ea.

Product details

  • Density
    72 MBit
  • Family
    QDR-II+
  • Frequency
    400 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Pb
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    1.7 V to 1.9 V
  • Organization (X x Y)
    2M x 36
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
Recommended
OPN
CY7C1565KV18-400BZI
Product Status active and preferred
Infineon Package
P-BGA-165
Package Name FBGA-165 (51-85180)
Packing Size 136
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free Yes
RoHS Compliant No
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
P-BGA-165
Package Name FBGA-165 (51-85180)
Packing Size 136
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
CY7C1565KV18-400BZI is a 72-Mbit QDR II+ synchronous pipelined SRAM (2M × 36) with separate read and write ports and four-word burst operation. It supports DDR transfers on both ports using two input clocks (K/K) and provides echo clocks (CQ/CQ) and QVLD for data capture. Core supply is 1.7 V to 1.9 V with VDDQ from 1.4 V to VDD. The -400 speed grade supports 400 MHz operation in a 165-ball FBGA.

Features

  • QDR II+ four-word burst
  • Separate read/write data ports
  • DDR I/O on read and write ports
  • 2.5-cycle read latency (DOFF=H)
  • 1-cycle read latency (DOFF=L)
  • 550 MHz maximum clock
  • Data valid 0.45 ns from clock edge
  • Echo clocks CQ/CQ for capture
  • QVLD asserts 0.5 cycle before data
  • Programmable output impedance (RQ)
  • On-chip PLL operates down to 120 MHz
  • IEEE 1149.1 JTAG boundary scan

Benefits

  • No bus turnaround, less contention
  • DDR at 550 MHz boosts bandwidth
  • 4-word burst cuts addr bus rate
  • Selectable latency eases timing
  • 1-cycle mode reduces read delay
  • 0.45 ns valid supports tight timing
  • CQ/CQ simplifies data capture
  • QVLD eases strobe and timing align
  • RQ matching improves signal integrity
  • PLL improves data placement accuracy
  • Depth expansion without wait states
  • JTAG speeds board test and debug

Applications

Documents

Design resources

Partner solutions

Developer community