CY7C1470BV33-250BZXC
Active and preferred
RoHS Compliant
Lead-free

CY7C1470BV33-250BZXC

Datasheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1470BV33-250BZXC
CY7C1470BV33-250BZXC
Datasheet


Product details

  • Architecture
    NoBL, Pipeline
  • Bank Switching
    N
  • Data Width
    x 36
  • Density
    72 MBit
  • ECC
    N
  • Family
    NoBL
  • Frequency
    250 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • On-Die Termination
    N
  • Operating Temperature range
    0 °C to 70 °C
  • Operating Voltage range
    3.14 V to 3.63 V
  • Organization (X x Y)
    2Mb x 36
  • Peak Reflow Temp
    260 °C
  • Qualification
    Commercial
  • Read Latency (Cycles)
    1

Recommended
OPN
CY7C1470BV33-250BZXC
Product Status active and preferred
Infineon Package
PG-BGA-165
Package Name FBGA-165 (51-85165)
Packing Size 210
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-BGA-165
Package Name FBGA-165 (51-85165)
Packing Size 210
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY7C1470BV33-250BZXC is a 72-Mbit (2M × 36) synchronous pipelined burst SRAM with No Bus Latency (NoBL) logic for zero-wait-state back-to-back reads and writes. It supports 250 MHz operation with fully registered inputs and outputs and 3.0 ns maximum clock-to-output delay. It includes BWa–BWd byte write, linear or interleaved 4-beat burst, CEN clock suspend, and ZZ sleep mode. It uses a 3.3 V core with 3.3 V/2.5 V I/O in a Pb-free 165-ball FBGA.

Features

  • 72-Mbit sync pipelined SRAM
  • No Bus Latency (NoBL) logic
  • 250 MHz bus ops, zero wait states
  • Registered inputs and outputs
  • Linear or interleaved burst order
  • Byte write with BWx byte selects
  • VDD 3.135 V to 3.6 V single rail
  • VDDQ I/O: 2.5 V or 3.3 V
  • 3.0 ns clock-to-output (250 MHz)
  • ZZ sleep mode and Stop Clock
  • IEEE 1149.1 JTAG boundary scan
  • Neutron SER: 361 FIT/Mb typ, 25C

Benefits

  • Run back-to-back ops with no stalls
  • More throughput each clock cycle
  • Drop-in path for ZBT designs
  • Predictable timing simplifies closure
  • Burst support fits streaming data
  • Byte writes cut rewrite bandwidth
  • Single-rail core eases power design
  • Direct 2.5/3.3 V logic connection
  • 3.0 ns tCO reduces read latency
  • Sleep/stop clock cuts idle power
  • JTAG simplifies board test & debug
  • Lower soft-error risk in systems

Applications

Documents

Design resources

Partner solutions

Developer community