Please note that this is an end of life product. See newer alternative product version Please note that this is an end of life product. See newer alternative product version
CY2309SXC-1H
END OF LIFE
discontinued
RoHS Compliant
Lead-free

CY2309SXC-1H

END OF LIFE
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY2309SXC-1H
CY2309SXC-1H

Product details

  • Category
    Zero Delay Buffers
  • Core/IO Operating Voltages ((V))
    3.3
  • Features
    3.3V Zero Delay Buffer
  • Function
    See datasheet
  • I/O Voltage ((V))
    3.3
  • Input Frequency range
    10 MHz to 133 MHz
  • Input Type
    LVCMOS/LVTTL
  • Lead Ball Finish
    Pure Sn
  • On-chip Clock Generation (PLL)
    1
  • Operating Temperature range
    0 °C to 70 °C
  • Operating Voltage range
    3 V to 3.6 V
  • Output Frequency range
    10 MHz to 133 MHz
  • Output Signal Type
    LVCMOS
  • Outputs
    9
  • Peak Reflow Temp
    260 °C
  • Publish in NPSG
    N
  • Publish in PSG
    Y
  • Qualification
    Commercial
  • Spread Spectrum
    N
OPN
CY2309SXC-1H
Product Status discontinued
Infineon Package
PG-DSO-16
Package Name SOIC-16 (51-85068)
Packing Size 960
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status discontinued
Infineon Package
PG-DSO-16
Package Name SOIC-16 (51-85068)
Packing Size 960
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The CY2309SXC-1 H is a 3.3 V zero delay buffer designed for clock distribution in commercial applications. It features nine LVCMOS outputs with an input and output frequency range of 10.0 to 133.0 MHz, supporting LVCMOS/LVTTL input types. The device integrates an on-chip PLL for zero input-output propagation delay and operates from 3.0 to 3.6 V at 0 to 70°C. Housed in a 16-pin SOIC package, it is RoHS compliant.

Features

  • Zero input-output propagation delay
  • 60-ps typical cycle-to-cycle jitter
  • Multiple low skew outputs
  • On-chip PLL for input clock locking
  • Test mode bypasses PLL (CY2309)
  • Power-down mode with <25 μA current
  • Device-to-device skew <700 ps
  • Output-to-output skew 85 ps typical
  • One input drives multiple outputs
  • Adjustable input-output delay via
  • Wide load capacitance support
  • Duty cycle 40-60% at 66.67 MHz

Benefits

  • Zero delay ensures precise clock timing
  • Low jitter improves signal integrity
  • Low skew enables synchronous systems
  • PLL locks input for stable outputs
  • Test mode simplifies system validation
  • Power-down saves energy in idle state
  • Low device skew supports clock
  • Tight output skew improves timing margin
  • One input simplifies clock routing
  • Adjustable delay enables system tuning
  • Supports diverse system loads
  • Stable duty cycle aids timing accuracy

Applications

Documents

Design resources

Partner solutions

Developer community