Active and preferred
RoHS Compliant
Lead-free

S29GL512S12TFIV10

Data Sheet
package
software

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S29GL512S12TFIV10
S29GL512S12TFIV10
Data Sheet

Product details

  • Density
    512 MBit
  • Family
    GL-S
  • Initial Access Time
    120 ns
  • Interface Frequency (SDR/DDR) (MHz)
    NA
  • Interfaces
    Parallel
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    -40 °C to 85 °C
  • Operating Voltage
    3 V
  • Page Access Time
    15 ns
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Industrial
Recommended
OPN
S29GL512S12TFIV10
Product Status active and preferred
Infineon Package
PG-TSOP-56
Package Name TSOP-56 (002-15549)
Packing Size 182
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TSOP-56
Package Name TSOP-56 (002-15549)
Packing Size 182
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S29GL512S12TFIV10 is a 512 Mb, 3.0 V parallel NOR flash memory using 65 nm MIRRORBIT™ Eclipse technology with a 16-bit data bus and versatile I/O from 1.65 V to VCC. It features 120 ns random and 15 ns page access, a 512-byte write buffer, and internal ECC for data integrity.

Features

  • 65 nm MIRRORBIT™ Eclipse technology
  • CMOS 3.0 V core with versatile I/O
  • Single supply for read/program/erase
  • Versatile I/O voltage range: 1.65 V to VCC
  • 16-bit data bus
  • Asynchronous 32-byte page read
  • 512-byte programming buffer
  • Internal hardware ECC with single bit
  • Uniform 128 KB sectors
  • Suspend/resume for program and erase
  • Advanced sector protection (ASP)
  • 1024-byte one time program (OTP) array

Benefits

  • High reliability with 65 nm process
  • Flexible I/O supports system integration
  • Easy power supply design
  • Supports wide I/O voltage range
  • Fast data transfers with 16-bit bus
  • Efficient page read for fast access
  • Fast programming with large buffer
  • ECC enhances data integrity
  • Simple sector management
  • Interruptible program/erase for flexibility
  • Robust data and sector protection
  • Secure OTP for permanent data

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }