CY62177EV30LL-55ZXIT
Active and preferred
RoHS Compliant

CY62177EV30LL-55ZXIT

Datasheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62177EV30LL-55ZXIT
CY62177EV30LL-55ZXIT
Datasheet


Product details

  • Alarms
    N
  • Density
    32 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.2 V to 3.6 V
  • Operating Voltage (VCCQ) range
    2.2 V to 3.6 V
  • Organization (X x Y)
    2Mb x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Real Time Clock
    N
  • Speed
    55 ns
  • Watchdog Timer
    N

Recommended
OPN
CY62177EV30LL-55ZXIT
Product Status active and preferred
Infineon Package
PG-TSOP-48
Package Name TSOP-I-48 (51-85183)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TSOP-48
Package Name TSOP-I-48 (51-85183)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY62177EV30LL-55ZXIT is a 32-Mbit (2M × 16 or 4M × 8) CMOS asynchronous SRAM for battery-powered embedded systems. It operates from 2.2 V to 3.6 V over −40°C to +85°C and offers a 55 ns speed grade. Low-power modes include automatic CE power-down with 3 µA typical standby (25 µA max) plus 1.5 V data retention at 20 µA max ICCDR. Supports byte enables (BHE/BLE) for 8-bit accesses. Pb-free 48-pin TSOP I.

Features

  • 32-Mbit SRAM, 2M×16 or 4M×8
  • 55 ns read cycle time (tRC)
  • tDOE 25 ns OE to data valid
  • 2.2 V to 3.6 V VCC operation
  • 10 mA typ active at 1 MHz
  • 3 µA typ standby (25 µA max)
  • Auto power-down when deselected
  • Power drops 99% if addr not toggle
  • 1.5 V data retention voltage (VDR)
  • 20 µA max retention current
  • Tri-state I/Os via OE/CE/BHE/BLE

Benefits

  • Fits 8- or 16-bit bus designs
  • 55 ns access supports fast CPUs
  • 25 ns OE speeds read turn-on
  • 2.2–3.6 V suits battery systems
  • 10 mA typ cuts active power
  • µA standby extends battery life
  • Auto power-down saves idle power
  • 99% drop cuts static consumption
  • Retains data at 1.5 V supply
  • Low retention current saves energy
  • Tri-state enables easy expansion

Applications

Documents

Design resources

Partner solutions

Developer community