CY7C1041GN-10ZSXI
Active and preferred
RoHS Compliant
Lead-free

CY7C1041GN-10ZSXI

Datasheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1041GN-10ZSXI
CY7C1041GN-10ZSXI
ea.
Datasheet


Product details

  • Density
    4 MBit
  • Family
    FAST SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Ni/Pd/Au
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) range
    4.5 V to 5.5 V
  • Operating Voltage range
    4.5 V to 5.5 V
  • Organization (X x Y)
    256K x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Speed
    10 ns

Recommended
OPN
CY7C1041GN-10ZSXI
Product Status active and preferred
Infineon Package
PG-TSOP-44
Package Name TSOP-II-44 (51-85087)
Packing Size 675
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Country of Assembly (CoA)
PH
Country of Diffusion (CoD)
TW
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TSOP-44
Package Name TSOP-II-44 (51-85087)
Packing Size 675
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
Country of Assembly (CoA)
PH
Country of Diffusion (CoD)
TW
ea.
in stock
CY7C1041GN-10ZSXI is a 4-Mbit fast asynchronous CMOS SRAM organized as 256K × 16. It supports 10 ns address access and byte writes/reads via BLE and BHE, with CE/WE-controlled writes and CE/OE-controlled reads. The industrial-grade device operates from 4.5 V to 5.5 V over -40°C to +85°C, uses TTL-compatible I/Os, and is offered in a Pb-free 44-pin TSOP II package. It specifies ICC up to 45 mA at fmax and ISB2 standby up to 8 mA.

Features

  • 4-Mbit SRAM, 256K × 16
  • tAA access time 10 ns / 15 ns
  • 18-bit address bus A0 to A17
  • 16-bit I/O bus I/O0 to I/O15
  • Byte write enables BHE and BLE
  • CE and OE control read, HI-Z
  • Data retention down to 1.0 V
  • VDR = 1 V for data retention
  • tRC read cycle 10 ns / 15 ns
  • tDOE OE to data 4.5 ns / 8 ns
  • Standby current ISB2 6 mA typ
  • Input/output leakage ±1 µA

Benefits

  • Fast 10 ns access cuts latency
  • 16-bit bus boosts throughput
  • Byte writes reduce write traffic
  • HI-Z outputs ease bus sharing
  • 1.0 V retention preserves data
  • Wide VCC options fit many rails
  • Low standby current saves power
  • Low leakage supports low power
  • Simple CE/OE/WE control logic
  • Quick OE access speeds reads
  • Predictable 10/15 ns cycles
  • Stable levels ease interfacing
Documents

Design resources

Partner solutions

Developer community