CY62138FLL-45SXIT
Active and preferred
RoHS Compliant

CY62138FLL-45SXIT

Datasheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62138FLL-45SXIT
CY62138FLL-45SXIT
ea.
Datasheet

Product details

  • Density
    2 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    4.5 V to 5.5 V
  • Operating Voltage (VCCQ) max
    5.5 V
  • Organization (X x Y)
    256K x 8
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
  • Speed
    45 ns
Recommended
OPN
CY62138FLL-45SXIT
Product Status active and preferred
Infineon Package
PG-DSO-32
Package Name SOIC-32 (51-85081)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free No
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-DSO-32
Package Name SOIC-32 (51-85081)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
CY62138FLL-45SXIT is a 2-Mbit (256K × 8) CMOS static RAM for 5 V systems, specified at 45 ns access. It operates from 4.5 V to 5.5 V over -40°C to +85°C, with automatic chip-enable power-down (ISB2 5 µA max). Active ICC is 2.5 mA max at 1 MHz (18 mA max at fmax). It supports TTL-level inputs (VIH min 2.2 V) for direct processor interfacing and is offered in 32-pin SOIC Pb-free packages.

Features

  • 2-Mbit SRAM, 256K × 8 org
  • 45 ns read/write cycle time
  • 4.5 V to 5.5 V supply (VCC)
  • 1.6 mA typ active at 1 MHz
  • 1 µA typ standby, 5 µA max
  • Automatic power-down via CE
  • 2.0 V data retention supply (VDR)
  • ICCDR 1 µA typ, 5 µA max
  • TTL-compatible input levels
  • Tri-state outputs with OE/CE/WE
  • Input/output leakage ±1 µA
  • ESD > 2001 V (MIL-STD-883)

Benefits

  • Fast 45 ns SRAM lowers wait states
  • Fits 5 V rails in legacy designs
  • Low active current cuts power use
  • µA standby extends battery run time
  • Auto power-down saves idle energy
  • 2.0 V retention prevents data loss
  • Low ICCDR eases backup supply sizing
  • TTL inputs simplify MCU/CPU hookup
  • Tri-state enables shared data bus
  • Low leakage reduces standby losses
  • High ESD improves handling robustness
  • CE/OE control supports expansion

Applications

Documents

Design resources

Partner solutions

Developer community