Active and preferred
RoHS Compliant
Lead-free

S25FL512SDSMFBG13

Data Sheet
package
software

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL512SDSMFBG13
S25FL512SDSMFBG13
Data Sheet

Product details

  • Classification
    ISO 26262-ready
  • Density
    512 MBit
  • Family
    FL-S
  • Interface Bandwidth
    80 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / 80
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    -40 °C to 105 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Automotive
Recommended
OPN
S25FL512SDSMFBG13
Product Status active and preferred
Infineon Package
PG-DSO-16
Package Name SOIC-16 (002-15547)
Packing Size 1450
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-DSO-16
Package Name SOIC-16 (002-15547)
Packing Size 1450
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25FL512SDSMFBG13 is a 512 Mb (64 MB) automotive-grade SPI NOR flash memory using Infineon's 65 nm MIRRORBIT™ technology and Eclipse™ architecture for fast program and erase. It operates from 2.7 V to 3.6 V core and 1.65 V to 3.6 V I/O, supports SPI Multi-I/O (x1, x2, x4) and DDR up to 80 MBps, and features uniform 256 KB sectors, 100,000 program-erase cycles, and 20-year data retention.

Features

  • CMOS 3.0 V core with versatile I/O
  • SPI interface with multi I/O support
  • 512 Mb (64 MB) density
  • Supports SPI clock up to 133 MHz
  • Quad, dual, and DDR read commands
  • 512-byte page programming buffer
  • Automatic ECC with single bit correction
  • Uniform 256-KB sectors
  • 100,000 program-erase cycles minimum
  • 20-year data retention minimum
  • 1024-byte OTP secure region
  • Block and advanced sector protection

Benefits

  • Versatile I/O enables flexible system design
  • Multi I/O SPI boosts data throughput
  • High density supports large code/data storage
  • 133 MHz SPI enables fast data access
  • Quad/DDR read maximizes read speed
  • Large buffer speeds up programming
  • ECC improves data reliability
  • Uniform sectors simplify memory management
  • High endurance for long device lifetime
  • 20-year retention ensures data safety
  • OTP region adds security options
  • Advanced protection enhances data safety

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }