CY62177EV30LL-55BAXIT
Active and preferred
RoHS Compliant
Lead-free

CY62177EV30LL-55BAXIT

package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62177EV30LL-55BAXIT
CY62177EV30LL-55BAXIT

Product details

  • Density
    32 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) max
    3.6 V
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    2M x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Speed
    55 ns
Recommended
OPN
CY62177EV30LL-55BAXIT
Product Status active and preferred
Infineon Package
PG-TFBGA-48
Package Name FBGA-48 (51-85191)
Packing Size 2000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TFBGA-48
Package Name FBGA-48 (51-85191)
Packing Size 2000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY62177EV30LL-55BAXIT is a 32-Mbit (2M × 16/4M × 8) CMOS SRAM for portable systems, operating from 2.2 V to 3.6 V over -40°C to +85°C. The 55 ns speed grade supports ICC = 10 mA typ at 1 MHz and 45 mA max at fMax. Automatic chip-enable power-down cuts standby to 3 µA typ (25 µA max) and supports 1.5 V data retention for battery backup. It is offered in a Pb-free 48-ball FBGA (8 × 9.5 × 1.2 mm).

Features

  • 32-Mbit SRAM, 2M×16 or 4M×8
  • 55 ns read cycle time (tRC)
  • tDOE 25 ns OE to data valid
  • 2.2 V to 3.6 V VCC operation
  • 10 mA typ active at 1 MHz
  • 3 µA typ standby (25 µA max)
  • Auto power-down when deselected
  • Power drops 99% if addr not toggle
  • 1.5 V data retention voltage (VDR)
  • 20 µA max retention current
  • Tri-state I/Os via OE/CE/BHE/BLE

Benefits

  • Fits 8- or 16-bit bus designs
  • 55 ns access supports fast CPUs
  • 25 ns OE speeds read turn-on
  • 2.2–3.6 V suits battery systems
  • 10 mA typ cuts active power
  • µA standby extends battery life
  • Auto power-down saves idle power
  • 99% drop cuts static consumption
  • Retains data at 1.5 V supply
  • Low retention current saves energy
  • Tri-state enables easy expansion

Applications

Documents

Design resources

Partner solutions

Developer community