CY7C1480BV33-167BZXC
Active and preferred
RoHS Compliant

CY7C1480BV33-167BZXC

package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1480BV33-167BZXC
CY7C1480BV33-167BZXC

Product details

  • Architecture
    Standard Sync, Pipeline SCD
  • Bank Switching
    N
  • Data Width
    x 36
  • Density
    72 MBit
  • ECC
    N
  • Family
    Standard Sync
  • Frequency
    167 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • On-Die Termination
    N
  • Operating Temperature range
    0 °C to 70 °C
  • Operating Voltage range
    3.14 V to 3.63 V
  • Organization (X x Y)
    2Mb x 36
  • Peak Reflow Temp
    260 °C
  • Qualification
    Commercial
  • Read Latency (Cycles)
    1
Recommended
OPN
CY7C1480BV33-167BZXC
Product Status active and preferred
Infineon Package
PG-BGA-165
Package Name FBGA-165 (51-85165)
Packing Size 210
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-165
Package Name FBGA-165 (51-85165)
Packing Size 210
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY7C1480BV33-167BZXC is a 72-Mbit (2M × 36) pipelined synchronous SRAM with registered inputs/outputs for burst operation up to 167 MHz. It uses a 3.3 V core supply with 2.5 V/3.3 V JEDEC JESD8-5 compatible I/O, supports 3-1-1-1 read bursts via a 2-bit wraparound counter (linear or interleaved), and provides byte write and global write control plus ZZ sleep mode and IEEE 1149.1 JTAG boundary scan.

Features

  • Bus operation up to 250 MHz
  • 3.0 ns max clock-to-output tCO
  • Registered I/O for pipelining
  • High-performance 3-1-1-1 access
  • 2-bit wraparound burst counter
  • Linear or interleaved burst (MODE)
  • ADSP/ADSC address strobes
  • ADV increments burst address
  • Byte write via BWE and BWX
  • Global write (GW) all bytes
  • Asynchronous OE tri-state control
  • ZZ sleep mode with data retention

Benefits

  • 250 MHz supports high throughput
  • 3.0 ns tCO lowers read latency
  • Pipelining boosts system clock rate
  • 3-1-1-1 speeds burst transfers
  • On-chip counter cuts external logic
  • Burst modes fit CPU bus types
  • ADSP/ADSC simplifies bus interfacing
  • ADV enables fast sequential fetches
  • Byte write reduces write bandwidth
  • Global write speeds full updates
  • Tri-state eases bus sharing
  • Sleep mode reduces idle power

Applications

Documents

Design resources

Partner solutions

Developer community