CY7C1069G30-10ZSXI
Active and preferred
RoHS Compliant
Lead-free

CY7C1069G30-10ZSXI

package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1069G30-10ZSXI
CY7C1069G30-10ZSXI

Product details

  • Density
    16 MBit
  • Family
    FAST SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) range
    2.2 V to 3.6 V
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    2M x 8
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Speed
    10 ns
Recommended
OPN
CY7C1069G30-10ZSXI
Product Status active and preferred
Infineon Package
PG-TSOP-54
Package Name TSOP-II-54 (51-85160)
Packing Size 216
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TSOP-54
Package Name TSOP-II-54 (51-85160)
Packing Size 216
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY7C1069G30-10ZSXI is a 16-Mbit (2M × 8) asynchronous CMOS SRAM with embedded ECC for single-bit error correction. It operates from 2.2 V to 3.6 V over -40 to 85°C and supports 10 ns access time (tAA). Low power includes ICC 90 mA typical at 100 MHz and ISB2 20 mA typical standby. Dual chip enables (CE1/CE2) and OE/WE control simplify host interfacing. It is Pb-free 54-pin TSOP II without ERR output.

Features

  • 2M words × 8-bit SRAM array
  • Embedded ECC single-bit correction
  • tAA address access down to 10 ns
  • Read cycle time tRC down to 10 ns
  • OE to data valid tDOE down to 5 ns
  • Data retention at VCC = 1.0 V
  • ICC 90 mA typ at 100 MHz
  • ISB2 20 mA typ power-down
  • Dual chip enable inputs (CE1, CE2)
  • High-Z outputs when deselected
  • TTL-compatible inputs and outputs
  • > 2001 V ESD (MIL-STD-883)

Benefits

  • Corrects single-bit RAM soft errors
  • Simplifies error monitoring via ERR
  • 10 ns access supports fast CPUs
  • 5 ns OE enables quick bus reads
  • 10 ns tRC boosts read throughput
  • 1.0 V retention cuts backup power
  • Lower supply current at 100 MHz
  • Power-down current reduces idle draw
  • Dual CE enables flexible memory decode
  • High-Z outputs ease bus sharing
  • TTL I/O levels reduce glue logic
  • High ESD improves handling robustness

Applications

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }