CY7C1051H30-10ZSXI
Active and preferred
RoHS Compliant
Lead-free

CY7C1051H30-10ZSXI

ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1051H30-10ZSXI
CY7C1051H30-10ZSXI
ea.

Product details

  • Alarms
    N
  • Density
    8 MBit
  • Family
    FAST SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Ni/Pd/Au
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) range
    2.2 V to 3.6 V
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    512K x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Real Time Clock
    N
  • Speed
    10 ns
  • Watchdog Timer
    N
OPN
CY7C1051H30-10ZSXI
Product Status active and preferred
Infineon Package
Package Name TSOP-II-44 (51-85087)
Packing Size 1350
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
ea. in stock

Product Status
Active
Infineon Package
Package Name TSOP-II-44 (51-85087)
Packing Size 1350
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
CY7C1051H30-10ZSXI is an 8-Mbit (512K × 16) fast asynchronous CMOS SRAM with embedded ECC for single-bit error correction (no automatic write-back). It operates from 2.2 V to 3.6 V over -40°C to 85°C with 10 ns address access time. BLE/BHE support upper/lower byte writes, while CE/OE/WE control read/write and high-Z deselect. ICC is 110 mA max at 100 MHz; ISB2 is 30 mA max. 44-pin Pb-free TSOP II.

Features

  • 8-Mbit SRAM (512K x 16)
  • ECC with 1-bit correction
  • 10 ns address access time (tAA)
  • 2.2 V to 3.6 V VCC supply
  • 16-bit I/O with BHE/BLE byte write
  • Asynchronous CE/OE/WE controls
  • Outputs go Hi-Z on deselect
  • 90 mA typ ICC at 100 MHz
  • 20 mA typ ISB2 standby current
  • 1.0 V data retention supply (VDR)
  • 10 ns read cycle time (tRC)
  • 5 ns OE LOW to data valid (tDOE)

Benefits

  • ECC helps prevent data corruption
  • 10 ns access cuts read latency
  • 2.2–3.6 V works with 3 V rails
  • Byte writes reduce bus bandwidth
  • Async interface simplifies MCU glue
  • Hi-Z outputs enable bus sharing
  • 90 mA typ lowers active power
  • Low standby current saves energy
  • 1.0 V retention eases backup power
  • 5 ns OE access supports fast strobes
  • 10 ns cycle time boosts throughput
  • Standard pins speed hardware bring-up
Documents

Design resources

Developer community