CY62167GE30-45ZXI
Active and preferred
RoHS Compliant
Lead-free

CY62167GE30-45ZXI

Datasheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62167GE30-45ZXI
CY62167GE30-45ZXI
ea.
Datasheet


Product details

  • Density
    16 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    1M x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial

Recommended
OPN
CY62167GE30-45ZXI
Product Status active and preferred
Infineon Package
PG-TSOP-48
Package Name TSOP-I-48 (51-85183)
Packing Size 960
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Country of Assembly (CoA)
TH
Country of Diffusion (CoD)
TW
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TSOP-48
Package Name TSOP-I-48 (51-85183)
Packing Size 960
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
Country of Assembly (CoA)
TH
Country of Diffusion (CoD)
TW
ea.
in stock
CY62167GE30-45ZXI is a 16-Mbit MoBL® CMOS SRAM with embedded ECC, configurable as 1M × 16 or 2M × 8 and specified for 45 ns access. It operates from 2.2 V to 3.6 V over -40°C to +85°C, with standby current down to 1.5 µA (8 µA max). Byte High/Low Enables support upper/lower byte accesses, and the ERR output flags single-bit error correction on reads for robust industrial buffers.

Features

  • 16-Mbit SRAM; 1M×16 or 2M×8
  • Embedded ECC single-bit correction
  • ERR output flags corrected errors
  • VCC operating 2.2 V to 3.6 V
  • 45 ns read cycle time (tRC)
  • 45 ns write cycle time (tWC)
  • Auto power-down standby 1.5 µA typ
  • 8 µA max standby current (ISB1)
  • 1.0 V data retention (VDR)
  • TTL-compatible inputs and outputs
  • Byte write via BHE/BLE enables
  • 10 pF max input/output capacitance

Benefits

  • Flexible bus width cuts redesign
  • ECC corrects 1-bit memory errors
  • ERR pin enables fast fault logging
  • 2.2–3.6 V fits 3.3 V systems
  • 45 ns access supports fast CPUs
  • 45 ns writes reduce wait states
  • 1.5 µA typ extends battery life
  • 8 µA max lowers standby budget
  • 1.0 V retention preserves data
  • TTL I/O eases legacy interfacing
  • Byte enables reduce write power
  • Low C eases signal integrity

Applications

Documents

Design resources

Partner solutions

Developer community