S26HS01GTFPBHV020
Active and preferred
RoHS Compliant
Lead-free

S26HS01GTFPBHV020

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S26HS01GTFPBHV020
S26HS01GTFPBHV020

Product details

  • Density
    1 GBit
  • Family
    HS-T
  • Interface Bandwidth
    333 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 166
  • Interfaces
    HYPERBUS
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 105 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2037
  • Qualification
    Industrial
OPN
S26HS01GTFPBHV020
Product Status active and preferred
Infineon Package
Package Name BGA-24 (002-22282)
Packing Size 260
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
Package Name BGA-24 (002-22282)
Packing Size 260
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
S26HS01GTFPBHV020 is a 1.0 Gbit SEMPER™ NOR flash for code and data storage in industrial embedded systems. It uses the HS-T 1.7 V to 2.0 V supply range and a HYPERBUS interface with DDR up to 166 MHz (333 MByte/s). Built-in SECDED ECC, interface CRC, and data-integrity CRC help detect/correct errors in reads and program/erase. It is offered in a 24-ball BGA package and operates from -40 to 105°C.

Features

  • 45-nm MIRRORBIT™ 2 bits per cell
  • HYPERBUS™ DDR read up to 400 MBps
  • JEDEC JESD251 xSPI compatible
  • Data strobe (DS) for read capture
  • Default boot: x1 SPI or x8 HYPERBUS
  • 256 KB uniform or hybrid sectors
  • 256/512-byte page program buffer
  • Embedded ECC on 16-byte data unit
  • SECDED: correct 1-bit, detect 2-bit
  • ECC reporting: INT#, counter, trap
  • Advanced sector protect: DYB/PPB
  • Password-lockable nonvolatile protect

Benefits

  • Higher density per die area
  • Fast execute-in-place reads
  • Simpler JEDEC-based host design
  • More margin at high-speed reads
  • Flexible boot across host modes
  • Optimize erase granularity per use
  • Faster program with fewer writes
  • Automatic correction of bit flips
  • Early detection of double-bit faults
  • Easier ECC fault logging and debug
  • Prevents accidental erase/program
  • Locks protection settings securely

Applications

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }