CY62158EV30LL-45ZSXIT
Active and preferred
RoHS Compliant
Lead-free

CY62158EV30LL-45ZSXIT

Data Sheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62158EV30LL-45ZSXIT
CY62158EV30LL-45ZSXIT
ea.
Data Sheet

Product details

  • Density
    8 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Ni/Pd/Au
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) max
    3.6 V
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    1M x 8
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Speed
    45 ns
Recommended
OPN
CY62158EV30LL-45ZSXIT
Product Status active and preferred
Infineon Package
PG-TSOP-44
Package Name TSOP-II-44 (51-85087)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TSOP-44
Package Name TSOP-II-44 (51-85087)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
CY62158EV30LL-45ZSXIT is an 8-Mbit (1024K × 8) CMOS static RAM with 45 ns access for fast asynchronous reads and writes. It operates from 2.2 V to 3.6 V over the industrial range (−40°C to +85°C) and targets low-power designs with 6 mA typical active current at 1 MHz and 2 µA typical standby using automatic power-down when deselected. It is offered in a Pb-free 44-pin TSOP II package.

Features

  • 8-Mbit SRAM organized 1024K × 8
  • 45 ns read/write cycle time
  • 22 ns OE to data valid
  • 2.2 V to 3.6 V single supply
  • 6 mA typ active at 1 MHz
  • 18 mA typ at fmax, 25 mA max
  • 2 µA typ standby, 8 µA max
  • Auto power-down when deselected
  • Data retention at VCC ≥ 1.5 V
  • 3.2 µA typ ICCDR, 8 µA max
  • Tri-state outputs with OE control
  • CE1/CE2 chip enable for expansion

Benefits

  • 45 ns cycles reduce access latency
  • 22 ns OE speeds read data access
  • 2.2–3.6 V fits 3.3 V systems
  • 6 mA active extends battery life
  • Low standby cuts sleep-mode drain
  • Auto power-down saves energy idle
  • 1.5 V retention preserves state
  • Tri-state I/O simplifies bus sharing
  • CE1/CE2 enables easy scaling
  • CMOS I/O levels ease MCU interface
  • Low leakage helps data integrity
  • High speed boosts system throughput

Applications

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }