Active and preferred
RoHS Compliant
Lead-free

2ED21084S06J

650 V, 0.7 A half-bridge gate driver with integrated bootstrap diode in DSO-14 package
Data Sheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

2ED21084S06J
2ED21084S06J
ea.
Data Sheet

Product details

  • Channels
    2
  • Configuration
    Half Bridge
  • Input Vcc
    10 V to 20 V
  • Isolation Type
    Functional levelshift SOI (Silicon On Insulator)
  • Output Current (Sink)
    0.7 A
  • Output Current (Source)
    0.29 A
  • Product Name
    2ED21084S06J
  • Qualification
    Industrial
  • Turn Off Propagation Delay
    200 ns
  • Turn On Propagation Delay
    200 ns
  • VBS UVLO (Off)
    7.2 V
  • VBS UVLO (On)
    8.2 V
  • VCC UVLO (Off)
    8.2 V
  • VCC UVLO (On)
    9.1 V
  • Voltage Class
    650 V
Recommended
OPN
2ED21084S06JXUMA1
Product Status active and preferred
Infineon Package
PG-DSO-14
Package Name N/A
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-DSO-14
Package Name -
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
650 V half-bridge high speed power MOSFET and IGBT gate driver with typical 0.29 source current, and 0.7 sink current in DSO-14 package. The smaller DSO-8 package version is also available: 2ED2108S06F .Based on Infineon’s SOI-technology , having excellent ruggedness and noise immunity against negative transient voltages on VS pin. No parasitic thyristor structures present in the device, hence no parasitic latch up at all temperature and voltage conditions.

Features

  • Op. voltages (VS node) < + 650 V
  • Neg. VS transient immunity of 100 V
  • Integr. ultra-fast bootstrap diode
  • Floating channel for bootstrap op.
  • High and low voltage pins seperated
  • Separate logic and power ground
  • Independent UVLO for both channels
  • 200 ns propagation delay
  • Internal 540 ns dead time
  • HIN, /LIN logic input
  • Maximum supply voltage of 25 V
  • Logic op. up to –11 V on VS Pin

Diagrams

Application_2ED21084S06FJ
Application_2ED21084S06FJ
Application_2ED21084S06FJ Application_2ED21084S06FJ Application_2ED21084S06FJ
Block_2ED21084S06J Block_2ED21084S06J Block_2ED21084S06J
×
modalImg

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }