CY62147G30-45BVXI
Active and preferred
RoHS Compliant
Lead-free

CY62147G30-45BVXI

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62147G30-45BVXI
CY62147G30-45BVXI

Product details

  • Density
    4 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.2 V to 3.6 V
  • Organization (X x Y)
    256K x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
OPN
CY62147G30-45BVXI
Product Status active and preferred
Infineon Package
Package Name VFBGA-48 (51-85150)
Packing Size 960
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
Package Name VFBGA-48 (51-85150)
Packing Size 960
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY62147G30-45BVXI is a 4-Mbit (256K × 16) asynchronous CMOS SRAM with embedded ECC for single-bit error correction. It operates from 2.2 V to 3.6 V over -40°C to 85°C and offers 45 ns access. It supports upper/lower byte enables (BHE/BLE) for 8-bit accesses and a byte power-down standby mode. Standby current is 3.5 µA typical and 8.7 µA max (ISB2 at 85°C). 48-ball VFBGA, single chip enable, no ERR pin.

Features

  • 4-Mbit SRAM, 256K × 16
  • Embedded ECC 1-bit correction
  • 45 ns/55 ns read cycle time tRC
  • 16-bit I/O with BLE/BHE byte en
  • HI-Z outputs when deselected
  • Standby current max 8.7 µA
  • Data retention VDR = 1.0 V
  • ICCDR max 13 µA at VCC = 1.2 V
  • Operating temp –40°C to +85°C
  • ESD >2001 V (MIL-STD-883)
  • Latch-up current >140 mA

Benefits

  • ECC corrects single-bit faults
  • 45/55 ns enables fast access
  • Byte enables cut write activity
  • HI-Z outputs ease bus sharing
  • 8.7 µA max standby saves power
  • 1.0 V retention preserves data
  • 13 µA retention cuts backup load
  • –40°C to +85°C boosts reliability
  • >2001 V ESD improves handling
  • >140 mA latch-up adds robustness
  • Async SRAM avoids DRAM refresh

Applications

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }