CY62128ELL-45SXAT
Active and preferred
RoHS Compliant

CY62128ELL-45SXAT

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62128ELL-45SXAT
CY62128ELL-45SXAT

Product details

  • Density
    1 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn;Ni/Pd/Au
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) max
    5.5 V
  • Operating Voltage range
    4.5 V to 5.5 V
  • Organization (X x Y)
    128K x 8
  • Peak Reflow Temp
    260 °C
  • Qualification
    Automotive
  • Speed
    45 ns
OPN
CY62128ELL-45SXAT
Product Status active and preferred
Infineon Package
Package Name SOIC-32 (51-85081)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free No
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
Package Name SOIC-32 (51-85081)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY62128ELL-45SXAT is a 1-Mbit (128 K × 8) CMOS static RAM with 45 ns access for 4.5 V to 5.5 V systems. It supports industrial and automotive-A temperature grades (–40°C to +85°C) and uses dual chip enables (CE1/CE2) plus OE for easy memory expansion and automatic power-down. Standby current is 1 µA typical and 4 µA max (industrial), with data retention down to 2 V (VDR) when deselected.

Features

  • 128K × 8 SRAM organization
  • 45 ns read cycle time (tRC)
  • 4.5 V to 5.5 V VCC operation
  • 1.3 mA typ ICC at 1 MHz
  • 1 µA typ standby current
  • Auto CE power-down (ISB2)
  • CE1/CE2 and OE chip controls
  • High-Z outputs when deselected
  • TTL-compatible input levels
  • VIH 2.2 V, VIL 0.8 V thresholds
  • 10 pF max input capacitance
  • tDOE 22 ns OE to data valid

Benefits

  • Fast 45 ns cycles cut latency
  • 5 V supply fits legacy designs
  • 1.3 mA typ lowers active power
  • 1 µA standby extends battery life
  • Auto power-down saves idle energy
  • CE1/CE2 simplify memory expansion
  • High-Z outputs ease bus sharing
  • TTL levels ease MCU/CPU interface
  • Defined thresholds reduce errors
  • Low capacitance eases timing margins
  • 22 ns OE read improves response
  • Lower standby cuts thermal load

Applications

Documents

Design resources

Developer community