Traveo™ II CYT4BF Series

Overview

Cypress’ Traveo™ II CYT4BF series MCUs come with processing power and network connectivity built into the Arm® Cortex®-M7F dual-core.

 

Description: 

Cypress’ Traveo II CYT4BF series microcontrollers are designed for connected-car ready inside and outside automobiles. This family of MCUs delivers on the promise of high-performance and robust safety.

Key features:

32-bit MCU Core Systems:

  • 350-MHz Arm® Cortex®-M7 Dual
  • I/D-Cache
  • 8MB Flash
  • 256KB Work Flash
  • 1024KB SRAM
  • Cortex®-M0+ for Crypto

2.7-V to 5.5-V Supply Voltages:

Interfaces:

  • Up to 10-ch CAN FD
  • Up to 11-ch SCB
  • Up to 20-ch LIN-UART
  • eMMC/SDHC
  • SMIF (QSPI/HS-SPI/HyperBus)
  • Up to 2-ch 10/100/1000-Mbit Ethernet
  • FlexRay
  • I2S/TDM with TX 3ch and RX 2ch

AD Converter:

  • Up to 96-ch
  • Up to 96 ch with 12-bit resolution
  • 3 successive approximation ADC units (SAR ADC)

Timers:

  • 15-ch motor control
  • 87-ch 16-bit timer/counter/pulse-width modulation (TCPWM)
  • 16-ch 32-bit TCPWM
  • Event Generation Timer

Packages:

  • 176-pin TEQFP
  • 272-ball BGA
  • 320-ball BGA 

Traveo™ II embeds dedicated features to increase data security in the car:

  • Traveo™ II is an ISO 26262 Safety-Element-Out-of-Context product
  • Traveo™ II supports safety-critical applications up to ASIL-B
  • Traveo™ II software is developed according to ISO 26262
  • Traveo™ II is supplemented by safety documents

Security and safety features:

  • Embedded eSHE (Enhanced Secure Hardware Extension)
  • HSM (Hardware Security Module)
  • Hardware-accelerated cryptography engine (on/off option)*
  • One Time Programmable Fuses (OTP) to manage device lifecycle
  • Memory Protection Unit (MPU), Shared Memory Protection Unit (SMPU), and Peripheral Protection Unit (PPU) for memory and peripheral protection
  • Support JTAG security for secure debugging
  • Safety features: ECC for memory, monitors for power supply voltage and clock, watchdogs, and self-test libraries

CYT4BF product series lineup

Product
Name		 CPU Freq. (MHz) Power Supply
(V)		 Flash
(Code + Work) (KB)		 SRAM (KB) 12 bit ADC (ch) SCB (ch) CAN FD (ch) LIN (ch) Ethernet (ch) FlexRay (unit) eMMC (ch) Security Package
CYT4BF8CD 2x350 IO:2.7 to 5.5 and
2.7 to 3.6
Core: 1.05 to 1.15		 8384 + 256 1024 81 10 10 17 1 1 1 eSHE & HSM TEQFP-176
CYT4BFBCH 96 11 10 20 2 eSHE & HSM BGA-272
CYT4BFCCH 96 11 10 20 2 eSHE & HSM BGA-320
Traveo™ II CY4BF Block Diagram
Highlights

Learn about Traveo™ II community related tips and best practices

Log in to follow, share, and participate in this community.
Log in to follow, share, and participate in this community.
Log in to follow, share, and participate in this community.

Access to additional technical documentation:

By registering for myInfineon Collaboration Platform you can get access to additional add-on technical documentation, trainings, tools, and much more. Please follow these steps in order to get started:

  1. Register for myInfineon 
  2. Send an email to AURIX@infineon.com
  3. You will receive a confirmation which explains how to use your new access
Videos
Training

Traveo™ II trainings

Support