Active and preferred
RoHS Compliant
Lead-free

SLE 66R01PN

Data Sheet

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

SLE 66R01PN
SLE 66R01PN
Data Sheet

Product details

  • Applications
    smart posters, consumer goods information, NFC device pairing
  • Certifications
    NFC Forum Type 2 Tag
  • Counter
    anti-tearing support, 16-bit counter
  • Data Rate
    106kbit/s to reader, 106kbit/s to card
  • Delivery Forms
    sawn wafer, NiAu-bump
  • Distance (read/write)
    typically up to 10cm and above
  • EEPROM (admin)
    24 Byte
  • EEPROM (user)
    128 Byte
  • Endurance
    10000
  • Interfaces
    NFC Forum Type 2 Tag operation, ISO/IEC 14443-3 Type A
  • Leading Technologies
    NFC Ready
  • Memory
    1 fixed sector, pre-initialized NFC memory
  • Product Description
    NFC pre-initialized, NFC Forum Type 2 Tag certified, my-d™ move NFC
  • Retention Time min
    5 year
  • Security Features
    password retry counter, unique serial number, individual page locking, block locking, 32-bit password protection for read and/or write access
  • Tools
    evaluation kit contactless
  • Use Cases
    consumer goods information, NFC device pairing, smart posters
Recommended
OPN
SLE66R01PNNBX1SA3
Product Status active and preferred
Infineon Package --
Package Name N/A
Packing Size 1
Packing Type WAFER SAWN
Moisture Level N/A
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package --
Package Name -
Packing Size 1
Packing Type WAFER SAWN
Moisture Level -
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
Contactless, EEPROM offers 152 bytes of memory, organized into up to 38 blocks. It supports the NFC Forum™ - Type 2 Tag Operation Specification and is pre-configured NFC memory with an empty NDEF message (INITIALIZED, non-reversible). Additionally, it includes 32-bit password protection for read and/or write access, as well as 32-bit of One Time Programmable block. Data integrity is safeguarded by 16-bit CRC. With chip capacitance (17 pF + 5%).

Diagrams

PG TSNP
PG TSNP
PG TSNP PG TSNP PG TSNP
×
modalImg

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }