Active and preferred
RoHS Compliant
Lead-free

S29GL128S10FHIV13

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S29GL128S10FHIV13
S29GL128S10FHIV13

Product details

  • Density
    128 MBit
  • Family
    GL-S
  • Initial Access Time
    100 ns
  • Interface Frequency (SDR/DDR) (MHz)
    NA
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature
    -40 °C to 85 °C
  • Operating Voltage
    3 V
  • Page Access Time
    15 ns
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Industrial
OPN
S29GL128S10FHIV13
Product Status active and preferred
Infineon Package
Package Name FBGA-64 (002-15536)
Packing Size 1600
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
Package Name FBGA-64 (002-15536)
Packing Size 1600
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S29GL128S10FHIV13 is a 128 Mb parallel NOR flash memory using 65 nm MIRRORBIT™ Eclipse technology, with a 16-bit data bus and page-mode read. It delivers random access times as fast as 90 ns and page access times down to 15 ns. Operating from a single 2.7 V to 3.6 V supply and supporting I/O voltages from 1.65 V to VCC, it features a 512-byte write buffer, internal ECC, advanced sector protection, and supports –40°C to +105°C operation in a 64-ball LAA BGA package.

Features

  • 65 nm MIRRORBIT™ Eclipse technology
  • CMOS 3.0 V core with versatile I/O
  • Single supply for read/program/erase
  • Versatile I/O voltage range: 1.65 V to VCC
  • 16-bit data bus
  • Asynchronous 32-byte page read
  • 512-byte programming buffer
  • Internal hardware ECC with single bit
  • Uniform 128 KB sectors
  • Suspend/resume for program and erase
  • Advanced sector protection (ASP)
  • 1024-byte one time program (OTP) array

Benefits

  • High reliability with 65 nm process
  • Flexible I/O supports system integration
  • Easy power supply design
  • Supports wide I/O voltage range
  • Fast data transfers with 16-bit bus
  • Efficient page read for fast access
  • Fast programming with large buffer
  • ECC enhances data integrity
  • Simple sector management
  • Interruptible program/erase for flexibility
  • Robust data and sector protection
  • Secure OTP for permanent data

Applications

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }