Active and preferred
RoHS Compliant
Lead-free

S25FS256TDAWEC119

256Mb SEMPER™ Nano 1.8V QSPI Flash in known good wafer format
Data Sheet
board

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FS256TDAWEC119
S25FS256TDAWEC119
Data Sheet

Product details

  • Density
    256 MBit
  • Family
    FS-T
  • Interface Bandwidth
    40 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    80 / -
  • Interfaces
    Quad SPI
  • Operating Temperature range
    0 °C to 70 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Planned to be available until at least
    2030
  • Qualification
    Commercial
Recommended
OPN
S25FS256TDAWEC119
Product Status active and preferred
Infineon Package --
Package Name N/A
Packing Size 1
Packing Type WAFER UNSAWN
Moisture Level N/A
Moisture Packing NON DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package --
Package Name -
Packing Size 1
Packing Type WAFER UNSAWN
Moisture Level -
Moisture Packing NON DRY
Lead Free
Halogen Free
RoHS Compliant
S25FS256TDAWEC119 is a 256 Mbit NOR flash in the FS-T family, built on 45-nm MIRRORBIT technology and accessed through Quad SPI. It operates from 1.7 V to 2.0 V over 0°C to 70°C and supports 80 MHz SDR reads for up to 40 MByte/s bandwidth. Built-in ECC provides 100% array protection with error reporting, and RD/BY# plus hardware reset support robust embedded boot and code storage.

Features

  • 45-nm MIRRORBIT™ 2-bit-per-cell
  • Uniform 64 KB or 128 KB sectors
  • Configurable sector architecture
  • 256 B or 512 B program buffer
  • SPI 1-1-1 and Quad 1-1-4,1-4-4
  • Up to 104 MHz clock operation
  • ECC on 16-byte data units
  • 1-bit correct, 2-bit detect (ECC)
  • ECC status via EDUS and ECSV regs
  • RD/BY# output for Ready/Busy
  • SafeBoot failure signature in STR1
  • CS# signaling reset + RESET# pin

Benefits

  • 2 bpc lowers cost per stored bit
  • Sector sizes match code vs data
  • Configurable map eases migration
  • Page buffer speeds firmware update
  • Quad I/O enables fast XIP reads
  • 104 MHz supports high throughput
  • ECC improves read data reliability
  • ECC flags speed fault isolation
  • RD/BY# reduces host firmware load
  • SafeBoot enables recovery after fault
  • Reset options improve robustness
  • SFDP support eases host bring-up

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }