CYT2BL8BAAQ1AZSGST

Data Sheet

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CYT2BL8BAAQ1AZSGST
CYT2BL8BAAQ1AZSGST
Data Sheet

Product details

  • 16bit TCPWM (Motor control)
    12
  • 16bit TCPWM
    63
  • 32bit TCPWM
    8
  • ADC Channel
    64
  • ASIL/SIL support
    ASIL-B
  • CAN-FD
    8
  • Classification
    ISO 26262-compliant
  • CXPI
    4
  • Cybersecurity Classification
    ISO 21434-compliant
  • Debug Interface
    SWD/JTAG/Trace
  • DMA Channels
    92/44/4
  • eMMC
    0
  • eSHE/HSM
    eSHE
  • Ethernet Ports
    0
  • Ethernet speed
    NA
  • External Interrupt channel
    152
  • Flash Security
    Yes
  • Flash
    4160 kByte
  • FlexRayTM
    0
  • Floating Point Unit
    Single precision
  • GPIO
    152
  • I2S
    NA
  • LIN
    12
  • Main Core frequency
    160 MHz
  • Main Core type/Crypto Core type
    ARM_CM4F/CM0+
  • MPU
    Yes
  • Operating temperature range TA
    -40°C to 105°C
  • PPU
    Yes
  • RC-OSC
    Yes
  • RTC channel
    1
  • SCB Blocks
    8
  • Smart IOs
    36
  • SMIF (SPI/HyperBus)
    NA
  • SRAM
    512 kByte
  • Supply Voltage
    2.7 to 5.5
  • Temperature sensor
    Yes
  • Watchdog
    Yes
  • Work Flash
    128 kByte
OPN
Product Status
Infineon Package
Package Name
Packing Size
Packing Type
Moisture Level
Moisture Packing
Lead-free
Halogen Free
RoHS Compliant
Infineon stock last updated:
The CYT2BL8BAAQ1AZSGST is an ISO 26262-compliant automotive microcontroller from the TRAVEO T2G series, featuring a 160 MHz Arm Cortex-M4F core with single-precision FPU and a Cortex-M0+ core for security and peripheral control. It offers 4160 KB flash, 512 KB SRAM, 8 CAN FD, 12 LIN, and 4 CXPI channels, 152 GPIOs, 36 Smart I/O, and 64 ADC channels.

Features

  • Dual Arm Cortex-M4F (160 MHz) and M0+
  • 4160 KB code-flash, 512 KB SRAM, 128 KB
  • Crypto engine: AES, 3DES, RSA, ECC, SHA, TRNG
  • Up to 8 CAN FD channels, ISO 11898-1:2015
  • Up to 8 SCB (I2C, SPI, UART), 12 LIN channels
  • 12-bit SAR ADC, 1 Msps, up to 64 channels
  • Functional safety: MPU, PPU, watchdog, ECC
  • Low-power modes: Active, Sleep, Deep Sleep,
  • 2.7 V to 5.5 V operation, multiple clock
  • DMA controllers: P-DMA0 (92 ch), P-DMA1
  • Debug: SWD/JTAG, on-chip debug, industry
  • Smart I/O, up to 148 GPIO_STD, 4 GPIO_ENH

Benefits

  • Dual CPUs enable real-time and control tasks
  • Large flash/SRAM supports complex
  • Crypto engine ensures data security
  • CAN FD, SCB, LIN enable flexible connectivity
  • High-speed ADC enables precise sensor
  • Safety features protect against system faults
  • Multiple low-power modes reduce energy use
  • Wide voltage range suits diverse systems
  • DMA boosts data throughput and efficiency
  • On-chip debug simplifies development
  • Smart I/O, many GPIOs ease system integration
  • Standards compliance ensures broad

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }