Active and preferred
RoHS Compliant
Lead-free

S27KS0642GABHM023

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S27KS0642GABHM023
S27KS0642GABHM023
Data Sheet

Product details

  • Density
    64 MBit
  • Family
    KS-2
  • Initial Access Time
    35 ns
  • Interface Bandwidth
    400 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 200
  • Interfaces
    HYPERBUS
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 125 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    See roadmap
  • Qualification
    Automotive
  • Technology
    HYPERRAM
Recommended
OPN
S27KS0642GABHM023
Product Status active and preferred
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S27KS0642GABHM023 is a 64 Mb HyperRAM self-refresh DRAM with HyperBus interface and 8-bit DDR data bus for external memory expansion. It supports 200 MHz clock and up to 400 MBps throughput with linear or wrapped bursts (16/32/64/128 B), plus optional DCARS. Automotive AEC-Q100 Grade 1 (-40 to 125°C). 1.8 V-only VCC/VCCQ (1.7 to 2.0 V), 24-ball FBGA (6 x 8 x 1.0 mm), tape-and-reel.

Features

  • HyperBus Interface
  • 8-bit DDR data bus (DQ[7:0])
  • 200 MHz maximum clock rate
  • Up to 400 MBps throughput
  • 35 ns max initial access (tACC)
  • RWDS read strobe/write mask
  • Optional differential CK/CK#
  • Optional DCARS strobe phase shift
  • Linear or wrapped burst lengths
  • Active Clock Stop state
  • Hybrid Sleep retains data
  • Deep Power Down stops refresh

Benefits

  • Reduces pins vs parallel DRAM
  • High bandwidth for fast loads
  • 35 ns helps cut read latency
  • RWDS improves DDR timing margin
  • Diff clock helps SI and noise
  • DCARS improves read eye margin
  • Burst modes match system access
  • Clock stop lowers stall power
  • Hybrid Sleep saves power, keeps data
  • DPD minimizes power when unused
  • Works with 1.8 V or 3.0 V rails
  • 2 kV HBM ESD improves durability

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }