Please note that this is an end of life product. See newer alternative product version Please note that this is an end of life product. See newer alternative product version
View replacement
END OF LIFE
discontinued
RoHS Compliant
Lead-free

S27KL0641DABHB023

END OF LIFE
Data Sheet
package
View replacement

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S27KL0641DABHB023
S27KL0641DABHB023
View replacement
Data Sheet

Product details

  • Bus Width
    x8
  • Density
    64 MBit
  • Family
    KL-1
  • Initial Access Time
    40 ns
  • Interface Bandwidth
    200 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 100
  • Interfaces
    HYPERBUS
  • Lead Ball Finish
    N/A
  • Operating Temperature range
    -40 °C to 105 °C
  • Operating Voltage range
    2.7 V to 3.6 V
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Technology
    HYPERRAM
OPN
S27KL0641DABHB023
Product Status discontinued
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
View replacement

Product Status discontinued
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
View replacement
The S27KL0641DABHB023 is a 64 Mb (8 MB) HyperRAM™ self-refresh DRAM with an 8-bit DDR interface using 11 bus signals (3.0 V I/O) plus RWDS. It supports up to 166 MHz clock (333 MBps) at 1.8 V VCC/VCCQ and 100 MHz (200 MBps) at 3.0 V, with 36 ns max access time at 166 MHz. Operating ranges are 1.7 V to 1.95 V or 2.7 V to 3.6 V and -40°C to +105°C, in a 24-ball FBGA (5 x 5, 1.00 mm pitch).

Features

  • HyperRAM low-signal-count interface
  • 8-bit DDR data bus (DQ[7:0])
  • 11/12 interface signals (VIO)
  • Up to 166 MHz clock at 1.8 V
  • Up to 100 MHz clock at 3.0 V
  • Up to 333 MBps peak bandwidth
  • RWDS strobe with mask function
  • Wrapped burst 16/32/64/128 bytes
  • Linear and hybrid burst options
  • Deep Power Down mode (DPD)
  • 1.7 V to 1.95 V supply range
  • 2.7 V to 3.6 V supply range

Benefits

  • Cuts MCU pin count vs parallel DRAM
  • DDR boosts throughput per clock
  • Simplifies routing with fewer traces
  • 166 MHz supports fast memory reads
  • 100 MHz fits 3.0 V host designs
  • 333 MBps supports rich HMI assets
  • RWDS eases timing, masks writes
  • Burst options optimize bus efficiency
  • Linear bursts fit streaming access
  • DPD reduces standby power drain
  • Wide 1.8 V supply eases power tree
  • Wide 3.0 V supply fits legacy rails

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }