Active and preferred
RoHS Compliant
Lead-free

S25HS01GTFABHM030

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25HS01GTFABHM030
S25HS01GTFABHM030
Data Sheet

Product details

  • Classification
    ISO 26262-compliant
  • Density
    1 GBit
  • Family
    HS-T
  • Interface Bandwidth
    102 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    166 / 102
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 125 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2037
  • Qualification
    Automotive
Recommended
OPN
S25HS01GTFABHM030
Product Status active and preferred
Infineon Package
PG-BGA-24
Package Name BGA-24 (002-22282)
Packing Size 1300
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-24
Package Name BGA-24 (002-22282)
Packing Size 1300
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
S25HS01GTFABHM030 is a 1 Gbit SEMPER™ NOR flash for automotive systems, using a 1.7 V to 2.0 V HS-T supply across -40°C to 125°C. Quad SPI supports 166 MHz SDR and 102 MHz DDR for up to 102 MByte/s read bandwidth. ISO 26262-compliant features include ECC (SECDED), CRC data integrity checks, SafeBoot diagnostics, AutoBoot, and Endurance Flex wear leveling for robust code and data storage.

Features

  • 45-nm MIRRORBIT™ 2 bits per cell
  • Uniform or hybrid sector architecture
  • 256 KB sectors plus 32 x 4 KB sectors
  • 256 B or 512 B program buffer
  • Quad SPI: 1-1-4, 1-4-4, 4-4-4
  • Quad SPI DDR read up to 102 MBps
  • Hamming ECC on 16-byte data units
  • SECDED: correct 1-bit, detect 2-bit
  • Memory-array data integrity CRC
  • Endurance Flex wear leveling
  • ASP: DYB/PPB per-sector protection
  • 1024-byte SSR with 32 lock regions

Benefits

  • Higher density lowers board area
  • Match boot+data layout to MCU needs
  • Small sectors enable fine updates
  • Faster writes cut update time
  • Flexible host interface support
  • High read rate speeds code fetch
  • ECC boosts data reliability in field
  • Detects double-bit faults for safety
  • CRC flags corrupted reads early
  • Wear leveling extends flash life
  • Per-sector locks prevent tampering
  • SSR enables IDs and secure storage

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }