Please note that this is an end of life product. See newer alternative product version Please note that this is an end of life product. See newer alternative product version
END OF LIFE
discontinued
RoHS Compliant

S29GL128P90TFCR20

END OF LIFE

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S29GL128P90TFCR20
S29GL128P90TFCR20

Product details

  • Density
    128 MBit
  • Family
    GL-P
  • Initial Access Time
    90 ns
  • Interface Frequency (SDR/DDR) (MHz)
    NA
  • Interfaces
    Parallel
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    0 °C to 85 °C
  • Operating Voltage
    3 V
  • Page Access Time
    25 ns
  • Peak Reflow Temp
    260 °C
  • Qualification
    Commercial
OPN
S29GL128P90TFCR20
Product Status discontinued
Infineon Package
Package Name TSOP-56 (002-15549)
Packing Size 455
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status discontinued
Infineon Package
Package Name TSOP-56 (002-15549)
Packing Size 455
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S29GL128P90TFCR20 is a 128 Mbit, 3.0 V page-mode Flash memory built on 90 nm MirrorBit® technology. It features uniform 64 Kword (128 Kbyte) sectors, VersatileIO™ control for I/O voltage from 1.65 V to VCC, and a 32-word write buffer for fast programming. With random access time of 90 ns, page access of 25 ns, advanced sector protection, and 100,000 erase cycles per sector, it delivers reliability and robust data security.

Features

  • 90 nm MirrorBit process technology
  • Single 3 V read/program/erase operation
  • VersatileIO control (1.65 V to VCC I/O)
  • 32-word/64-byte write buffer
  • 8-word/16-byte page read buffer
  • Uniform 64 Kword/128 Kbyte sectors
  • 128-word/256-byte Secured Silicon Sector
  • Advanced sector protection methods
  • Program/Erase Suspend and Resume
  • Hardware data protection (WP#/ACC, VCC)
  • Write pulse glitch protection
  • 100,000 erase cycles per sector (typical)

Benefits

  • High density for embedded storage needs
  • Low voltage reduces power consumption
  • Flexible I/O for easy system integration
  • Fast programming with write buffer
  • Page read buffer speeds up data access
  • Simplifies memory management
  • Secure area for permanent IDs
  • Protects data from accidental changes
  • Suspend/resume boosts system efficiency
  • Hardware protection prevents data loss
  • Glitch protection ensures data integrity
  • High endurance for long device life

Applications

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }