Active
RoHS Compliant
Lead-free

S26KL256SDABHB030

Data Sheet
package
software

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S26KL256SDABHB030
S26KL256SDABHB030
Data Sheet

Product details

  • Bus Width
    x8
  • Classification
    ISO 26262-ready
  • Density
    256 MBit
  • Family
    KL-S
  • Initial Access Time
    96 ns
  • Interface Bandwidth
    200 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 100
  • Interfaces
    HYPERBUS
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature
    -40 °C to 105 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Automotive
  • Technology
    HYPERFLASH
Recommended
OPN
S26KL256SDABHB030
Product Status active
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 1690
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 1690
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S26KL256SDABHB030 is a 256 Mb (32 MB) HYPERFLASH™ NOR memory with a 3.0 V-only core and I/O, using the HYPERBUS™ DDR interface for data rates up to 333 MBps. It features an 8-bit data bus, 166 MHz clock, 96 ns initial random read access, uniform 256 KB sectors, and advanced sector protection. ECC and CRC enhance data integrity.

Features

  • 8-bit data bus
  • HYPERBUS™ interface
  • Up to 333 MBps sustained read throughput
  • DDR: two data transfers per clock
  • 166 MHz clock rate at 1.8 V
  • 100 MHz clock rate at 3.0 V
  • 96 ns initial random read access time
  • Configurable burst lengths: 16/32/64 bytes
  • Low power modes: standby 25 µA, deep
  • ECC: 1-bit correction, 2-bit detection
  • Hardware CRC calculation
  • Secure silicon region (1024-byte OTP)

Benefits

  • Fast data access for high-performance systems
  • Flexible interface supports diverse designs
  • High-speed DDR improves throughput
  • Multiple burst lengths optimize transfers
  • Low power modes extend battery life
  • ECC ensures data integrity
  • CRC detects transmission errors
  • Secure region enables device authentication
  • Quick random access reduces latency
  • 8-bit bus simplifies integration
  • Configurable output drive for signal tuning
  • Reliable operation in harsh environments

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }