Active and preferred
RoHS Compliant
Lead-free

FM28V202A-TGTR

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

FM28V202A-TGTR
FM28V202A-TGTR
Data Sheet

Product details

  • Density
    2 MBit
  • Family
    Parallel FRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    NiPdAuAg
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) range
    2 V to 3.6 V
  • Operating Voltage range
    2 V to 3.6 V
  • Organization (X x Y)
    128Kb x 16
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
  • Speed
    60 ns
Recommended
OPN
FM28V202A-TGTR
Product Status active and preferred
Infineon Package
PG-TSOP-44
Package Name TSOP-II-44 (51-85087)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TSOP-44
Package Name TSOP-II-44 (51-85087)
Packing Size 1000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The FM28V202A-TGTR is a 2-Mbit (128 K × 16) nonvolatile F-RAM memory with a parallel interface, 60-ns access, and 90-ns cycle times. It supports 100 trillion (1014) read/write cycles and 151-year data retention at 65°C. With NoDelay™ writes, page mode operation, and low power consumption, it operates from 2.0 V to 3.6 V in a 44-pin TSOP II package. Ideal as a drop-in SRAM replacement for industrial automation, data logging, and metering applications.

Features

  • 2-Mbit F-RAM, 128 K × 16 organization
  • Configurable as 256 K × 8
  • 100 trillion read/write endurance
  • 151-year data retention at 65°C
  • NoDelay™ writes, SRAM-compatible
  • 60-ns access, 90-ns cycle time
  • Page mode operation to 30-ns cycle
  • Software-programmable block write-protect
  • Active current 7 mA (typ), standby 120 μA
  • Sleep mode current 3 μA (typ)
  • VDD 2.0 V to 3.6 V operation
  • 16-bit data bus, industry-standard pinout

Benefits

  • Reliable nonvolatile storage, no battery
  • Drop-in SRAM replacement simplifies design
  • Virtually unlimited write cycles
  • Retains data for decades without power
  • Fast writes eliminate wait states
  • Low power extends battery/system life
  • Page mode boosts throughput
  • Flexible configuration for varied systems
  • Write-protect enhances data security
  • Sleep mode minimizes standby drain
  • Wide VDD supports diverse platforms
  • Standard pinout eases PCB integration

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }