CY62138FV30LL-45ZAXIT
Active and preferred
RoHS Compliant
Lead-free

CY62138FV30LL-45ZAXIT

Datasheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62138FV30LL-45ZAXIT
CY62138FV30LL-45ZAXIT
ea.
Datasheet

Product details

  • Density
    2 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.2 V to 3.6 V
  • Operating Voltage (VCCQ) max
    3.6 V
  • Organization (X x Y)
    256K x 8
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
  • Speed
    45 ns
Recommended
OPN
CY62138FV30LL-45ZAXIT
Product Status active and preferred
Infineon Package
PG-TSOP-32
Package Name STSOP-32 (51-85094)
Packing Size 1500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TSOP-32
Package Name STSOP-32 (51-85094)
Packing Size 1500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
CY62138FV30LL-45ZAXIT is a 2-Mbit (256 K × 8) CMOS asynchronous SRAM for battery-powered embedded systems. It runs from 2.2 V to 3.6 V over −40°C to +85°C and supports 45 ns access. Automatic power-down cuts standby to 1 µA typical (5 µA max) when CE is inactive, while active current is 1.6 mA typical at 1 MHz and 13 mA typical at fmax. It uses CMOS I/O levels and is offered in a Pb-free 32-pin STSOP.

Features

  • 2-Mbit SRAM, 256K × 8
  • 45 ns read/write cycle time
  • VCC range 2.2 V to 3.6 V
  • ICC 1.6 mA typ at 1 MHz
  • Standby 1 µA typ, 5 µA max
  • Auto power-down when deselected
  • Data retention at VCC = 1.5 V
  • ICCDR 4 µA max at VCC = 1.5 V
  • 18-bit address bus (A0 to A17)
  • 8-bit bidirectional I/O (I/O0–I/O7)
  • Dual chip enables CE1 and CE2
  • High-Z outputs when deselected

Benefits

  • Fits 8-bit MCU data bus
  • 45 ns supports fast CPU access
  • 2.2–3.6 V matches 3 V rails
  • Low active ICC reduces energy
  • µA standby extends battery life
  • Auto power-down saves idle power
  • 1.5 V retention keeps data in sleep
  • Low ICCDR cuts retention drain
  • 18-bit addr eases memory mapping
  • High-Z outputs prevent bus fights
  • Dual CE and OE simplify expansion
  • Async SRAM interface speeds design

Applications

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }