Active and preferred
RoHS Compliant
Lead-free

2ED2103S06F

650 V half-bridge gate driver with integrated bootstrap diode
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

2ED2103S06F
2ED2103S06F
ea.

Product details

  • Channels
    2
  • Configuration
    Half Bridge
  • Input Vcc
    10 V to 20 V
  • Isolation Type
    Functional levelshift SOI (Silicon On Insulator)
  • Output Current (Source)
    0.29 A
  • Output Current (Sink)
    0.7 A
  • Package
    PG-DSO-8
  • Product Name
    2ED2103S06F
  • Qualification
    Industrial
  • Turn Off Propagation Delay
    90 ns
  • Turn On Propagation Delay
    90 ns
  • VBS UVLO (On)
    8.9 V
  • VBS UVLO (Off)
    8 V
  • VCC UVLO (On)
    8.9 V
  • VCC UVLO (Off)
    8 V
  • Voltage Class
    650 V
OPN
2ED2103S06FXUMA1
Product Status active and preferred
Infineon Package
Package Name N/A
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 2
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
ea. in stock

Product Status
Active
Infineon Package
Package Name -
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 2
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
650 V high speed half-bridge gate driver with typical 0.29 A source and 0.7 A sink currents in DSO-8 package for driving power MOSFET s and IGBT s.Based on our SOI-technology , the 2ED2103S06F has excellent ruggedness and noise immunity against negative transient voltages on VS pin. With no parasitic thyristor structures present in the device, no parasitic latch up can occur over all temperature and voltage conditions.

Features

  • Op. voltages (VS node) < + 650 V
  • Neg. VS transient immunity of 100 V
  • Integr. ultra-fast bootstrap diode
  • 90 ns propagation delay
  • Cross-conduction prevention logic
  • Internal 520 ns dead time
  • HIN, /LIN logic input
  • Floating channel for bootstrap op.
  • Independent UVLO for both channels
  • Logic op. up to –11 V on VS Pin
  • Neg. voltage tol. on inputs of –5 V
  • Maximum supply voltage of 25 V

Diagrams

Application_2ED2103
Application_2ED2103
Application_2ED2103 Application_2ED2103 Application_2ED2103

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }