Active and preferred
RoHS Compliant
Lead-free

S25FL256LAGNFV013

ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL256LAGNFV013
S25FL256LAGNFV013
ea.

Product details

  • Density
    256 MBit
  • Family
    FL-L
  • Interface Bandwidth
    66 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / -
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature
    -40 °C to 105 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2032
  • Qualification
    Industrial
OPN
S25FL256LAGNFV013
Product Status active and preferred
Infineon Package
Package Name DFN-8 (002-18827)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
ea. in stock

Product Status
Active
Infineon Package
Package Name DFN-8 (002-18827)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
The S25FL256LAGNFV013 is a 256 Mb (32 MB) automotive-grade SPI NOR flash memory with 133 MHz clock speed, 65-nm floating gate technology, and support for single, dual, quad I/O, and DDR read modes. Operating from 2.7 V to 3.6 V and -40°C to +125°C (AEC-Q100 Grade 1), it features 256-byte page programming, uniform 4 KB sector erase, advanced security, and 100,000 program/erase cycles in a halogen-free, lead-free 8-contact WSON 6 × 8 mm package.

Features

  • SPI with single, dual, quad I/O
  • Double data rate (DDR) read support
  • 256-byte page programming buffer
  • Uniform 4 KB sector erase
  • 100,000 program/erase cycles min
  • 20 year data retention min
  • Security regions with OTP lock bits
  • Deep Power Down mode
  • 2.7 V to 3.6 V single supply
  • –40°C to +125°C operating temp
  • Serial flash discoverable parameters (SFDP)
  • Program/erase suspend and resume

Benefits

  • Flexible interface for various host MCUs
  • DDR read boosts data throughput
  • Fast programming with large buffer
  • Easy sector/block/chip erase options
  • Reliable for frequent data updates
  • Long-term data storage security
  • Protects sensitive data from tampering
  • Prevents accidental writes/erases
  • Compatible with 3 V systems
  • Operates in harsh environments
  • Easy configuration and compatibility
  • No interruption during critical operations

Applications

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }