Active and preferred
RoHS Compliant
Lead-free

S25FL127SABNFI700

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL127SABNFI700
S25FL127SABNFI700
Data Sheet

Product details

  • Density
    128 MBit
  • Family
    FL-S
  • Interface Bandwidth
    54 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    108 / -
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.7 V to 3.6 V
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
Recommended
OPN
S25FL127SABNFI700XQLA1
Product Status active and preferred
Infineon Package
PG-WLGA-8
Package Name LGA-8 (002-10839)
Packing Size 4900
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-WLGA-8
Package Name LGA-8 (002-10839)
Packing Size 4900
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S25FL127SABNFI700 is a 128 Mb (16 MB) SPI NOR flash memory using 65-nm MIRRORBIT™ technology and Eclipse architecture. It supports SPI multi-I/O interfaces, up to 54 MBps read speed and 0.8 MBps page programming. Operating from 2.7 V to 3.6 V across -40°C to 125°C, it offers hybrid and uniform sector options, 100,000 program-erase cycles minimum, 20-year data retention, and a 1024-byte OTP region. AEC-Q100 Grade 1 qualified, it is ideal for automotive and embedded use.

Features

  • CMOS 3.0 V core
  • SPI with multi-I/O
  • 24- or 32-bit address options
  • Normal, Fast, Dual, Quad READ
  • AutoBoot for automatic read on power-up
  • 256- or 512-byte page programming buffer
  • Hardware ECC with single bit error correction
  • Hybrid and uniform sector erase options
  • 100,000 program-erase cycles per sector
  • 20 year data retention (10K cycles)
  • One-time programmable (OTP) 1024 bytes
  • Block and advanced sector protection

Benefits

  • Multi-I/O SPI enables flexible system design
  • 32-bit addressing supports large memory maps
  • Quad READ boosts data throughput
  • AutoBoot simplifies system startup
  • Large page buffer accelerates programming
  • ECC ensures data reliability
  • Flexible erase options fit various
  • High endurance for frequent updates
  • Long retention secures critical data
  • OTP enables secure configuration
  • Sector protection prevents accidental writes
  • Wide supply and temp range for robust use

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }