CY62167G-45BVXIT
Active and preferred
RoHS Compliant
Lead-free

CY62167G-45BVXIT

Datasheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62167G-45BVXIT
CY62167G-45BVXIT
Datasheet

Product details

  • Density
    16 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    4.5 V to 5.5 V
  • Organization (X x Y)
    1M x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
Recommended
OPN
CY62167G-45BVXIT
Product Status active and preferred
Infineon Package
PG-VFBGA-48
Package Name VFBGA-48 (51-85150)
Packing Size 2000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-VFBGA-48
Package Name VFBGA-48 (51-85150)
Packing Size 2000
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY62167G-45BVXIT is a 16-Mbit MoBL CMOS asynchronous SRAM organized as 1M × 16 (or 2M × 8) with embedded ECC for single-bit error correction. It operates from 4.5 V to 5.5 V with 45 ns access time over −40°C to 85°C. Dual chip enables, BHE/BLE byte writes, and byte power-down (BHE and BLE disabled) reduce standby current to 16 µA max, enabling battery-backed buffers and embedded systems.

Features

  • 16-Mbit SRAM; 1M×16 or 2M×8
  • Embedded ECC single-bit correction
  • ERR output flags corrected read errors
  • 45 ns or 55 ns read cycle time
  • OE to data valid: 22 ns (45 ns)
  • Supply: 1.65–2.2 V or 4.5–5.5 V
  • Standby current max 16 µA (5 V)
  • Byte writes via BHE/BLE enables
  • Byte power-down when BHE/BLE high
  • Tri-state I/O when deselected
  • TTL-compatible inputs and outputs
  • Operating temp: –40°C to +85°C

Benefits

  • ECC improves data integrity in SRAM
  • ERR pin simplifies fault monitoring
  • 45/55 ns access supports fast CPUs
  • 22 ns OE timing reduces read wait
  • Dual VCC options ease system reuse
  • 16 µA max standby extends battery
  • Byte write saves bandwidth and power
  • Byte power-down cuts idle current
  • Tri-state outputs simplify bus sharing
  • TTL I/O eases interfacing to logic
  • –40°C to +85°C enables harsh use
  • 16-Mbit density cuts ext memory need

Applications

Documents

Design resources

Partner solutions

Developer community