CY62158G30-45ZSXI
Active and preferred
RoHS Compliant
Lead-free

CY62158G30-45ZSXI

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY62158G30-45ZSXI
CY62158G30-45ZSXI

Product details

  • Alarms
    N
  • Density
    8 MBit
  • Family
    MoBL™ SRAM
  • Interfaces
    Parallel
  • Lead Ball Finish
    Ni/Pd/Au
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.2 V to 3.6 V
  • Operating Voltage (VCCQ) max
    3.6 V
  • Organization (X x Y)
    1M x 8
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2033
  • Qualification
    Industrial
  • Real Time Clock
    N
  • Speed
    45 ns
  • Watchdog Timer
    N
OPN
CY62158G30-45ZSXI
Product Status active and preferred
Infineon Package
Package Name TSOP-II-44 (51-85087)
Packing Size 135
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
Package Name TSOP-II-44 (51-85087)
Packing Size 135
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY62158G30-45ZSXI is an 8-Mbit (1M × 8) CMOS MoBL SRAM with embedded ECC for single-bit error correction. It operates from 2.2 V to 3.6 V over -40°C to +85°C and supports 45 ns access. Ultra-low standby current is 1.4 µA typical (6.5 µA max), with 18 mA typical operating ICC at 22.22 MHz. Dual chip enables (CE1/CE2) and a Pb-free 44-pin TSOP II package fit low-power embedded memory.

Features

  • 8-Mbit SRAM (1M × 8)
  • Embedded ECC single-bit correction
  • 45 ns read/write cycle time
  • VCC operating 2.2 V to 3.6 V
  • Data retention down to 1.0 V
  • Standby current 1.4 µA typ
  • Standby current 6.5 µA max
  • Operating ICC 25 mA max at 22 MHz
  • Dual chip enable inputs (CE1, CE2)
  • OE/WE controls; High-Z outputs
  • CMOS TTL-compatible I/O levels
  • -40°C to +85°C operating temp

Benefits

  • ECC improves data integrity
  • 45 ns supports fast SRAM access
  • 2.2–3.6 V fits 3 V rails
  • 1.0 V retention preserves data
  • µA standby extends battery life
  • Low ICC reduces system power
  • Dual CE simplifies power gating
  • High-Z outputs ease bus sharing
  • TTL I/O eases MCU interfacing
  • -40°C to +85°C boosts reliability
  • Low SER FIT aids robustness
  • No write-back avoids side effects

Applications

Documents

Design resources

Developer community