Please note that this is an end of life product. See newer alternative product version Please note that this is an end of life product. See newer alternative product version
CY2304NZZXI-1
END OF LIFE
discontinued
RoHS Compliant

CY2304NZZXI-1

END OF LIFE
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY2304NZZXI-1
CY2304NZZXI-1

Product details

  • Category
    Non Zero Delay Buffers
  • Core/IO Operating Voltages ((V))
    3.3
  • Features
    3.3V 1:4 Non Zero Delay Buffer
  • Function
    See datasheet
  • I/O Voltage ((V))
    3.3
  • Input Frequency range
    0 MHz to 140 MHz
  • Input Type
    LVCMOS/LVTTL
  • Lead Ball Finish
    Pure Sn
  • On-chip Clock Generation (PLL)
    0
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    3 V to 3.6 V
  • Output Frequency range
    0 MHz to 140 MHz
  • Output Signal Type
    LVCMOS
  • Outputs
    4
  • Peak Reflow Temp
    260 °C
  • Publish in NPSG
    N
  • Publish in PSG
    Y
  • Qualification
    Industrial
  • Spread Spectrum
    N
OPN
CY2304NZZXI-1
Product Status discontinued
Infineon Package
PG-TSSOP-8
Package Name TSSOP-8 (51-85093)
Packing Size 790
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead-free No
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status discontinued
Infineon Package
PG-TSSOP-8
Package Name TSSOP-8 (51-85093)
Packing Size 790
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The CY2304NZZXI-1 is a 3.3 V, 1:4 non-zero delay buffer for PCI-X and general-purpose clock distribution. Supporting input and output frequencies from DC to 140 MHz, it features LVCMOS/LVTTL input and LVCMOS output. The device operates from 3.0 to 3.6 V across an industrial temperature range of -40 to 85°C. Output-to-output skew is under 100 ps. Offered in an 8-pin TSSOP package and RoHS compliant.

Features

  • One input to four output buffer
  • General-purpose or PCI-X clock buffer
  • Buffers all frequencies DC to 140 MHz
  • Output-output skew less than 100 ps
  • 3.3 V operation
  • 60 ps typical output-output skew
  • Input threshold at VDD/2
  • Output rise/fall time max 1.5 ns
  • Propagation delay 2.5-5 ns
  • Output duty cycle 40-60%
  • Output LOW ≤0.8 V (24 mA)
  • Output HIGH ≥2.0 V (24 mA)

Benefits

  • Drives four loads from one clock
  • Flexible for PCI-X or general use
  • Supports high-speed clock distribution
  • Minimizes timing errors between outputs
  • Compatible with 3.3 V systems
  • Consistent timing for reliable operation
  • Simplifies input signal interfacing
  • Fast output transitions for sharp
  • Predictable signal timing for design
  • Maintains clock integrity across outputs
  • Strong drive for standard logic levels
  • Reliable logic high/low for system

Applications

Documents

Design resources

Partner solutions

Developer community