S28HL512TFPBHI013
Active and preferred
RoHS Compliant
Lead-free

S28HL512TFPBHI013

package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S28HL512TFPBHI013
S28HL512TFPBHI013

Product details

  • Density
    512 MBit
  • Family
    HL-T
  • Interface Bandwidth
    333 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 166
  • Interfaces
    Octal
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    2.7 V to 3.6 V
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2037
  • Qualification
    Industrial
Recommended
OPN
S28HL512TFPBHI013
Product Status active and preferred
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-15550)
Packing Size 2500
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
S28HL512TFPBHI013 is a 512 Mbit SEMPER™ NOR flash memory for code and data storage in industrial embedded systems. It runs from 2.7 V to 3.6 V over -40°C to 85°C and uses a JEDEC JESD251-compliant octal interface with DDR clock to 166 MHz, delivering up to 333 MByte/s read bandwidth. Built-in ECC (SECDED), SafeBoot, and interface/data CRC support robust boot and in-field integrity.

Features

  • 45-nm MIRRORBIT™ stores 2 bits/cell
  • Uniform or hybrid sector architecture
  • 256 or 512-byte program buffer
  • 1024-byte OTP secure silicon array
  • Octal 8S-8S-8S and 8D-8D-8D
  • JEDEC JESD251 xSPI compliant
  • Data strobe (DS) for read capture
  • ECC on 16-byte units, SECDED
  • SafeBoot status detects init faults
  • AutoBoot outputs data after reset
  • LBP and ASP sector protection
  • Hardware or software reset support

Benefits

  • Higher density with fewer cells
  • Fits boot code and data layouts
  • Faster page program transactions
  • Stores IDs and secrets securely
  • High throughput on few signal pins
  • Easier host support via xSPI
  • Improves timing margin at high speed
  • Reduces bit errors in stored code
  • Enables recovery after bad power-up
  • Cuts boot time and host firmware steps
  • Prevents unauthorized code changes
  • Simplifies robust system reset design

Applications

Documents

Design resources

Partner solutions

Developer community